Excavating
Patent
1985-10-18
1987-12-08
Fleming, Michael R.
Excavating
371 39, G06F 1110
Patent
active
047122161
ABSTRACT:
The bit configurations are arranged in M-bit code words, each word comprising a number D of data bits and an even number N of error correcting bits. The data bits are partitioned into N fields with an error correcting bit associated with each field to indicate the parity of the associated field. The assignment of data bits to the N fields in such that, when the N fields are used to generate an N-bit error syndrome, this syndrome will contain an odd number n1 of bits at a first value if there is a single bit in error, where N-n1=n2 is also odd, and an even number of bits different from N to indicate a two-bit error. The number of bits of the first value are then used to determine whether the codeword is in its true or inverted form.
REFERENCES:
patent: 3623155 (1971-11-01), Hsiao
patent: 4037091 (1977-07-01), Beuscher
patent: 4175692 (1979-11-01), Watanabe
patent: 4296494 (1981-10-01), Ishikawa
patent: 4319357 (1982-03-01), Bossen
patent: 4334309 (1982-06-01), Bannon
patent: 4417339 (1983-11-01), Cantarella
patent: 4604751 (1986-08-01), Aichelmann
patent: 4608692 (1986-08-01), Nagumo
Kaufman, "Fault Tolerant Memory with Error Correcting Codes", IBM Tech. Disclosure Bulletin, vol. 26, No. 11, 4/84, pp. 142-144.
Evans, "Nelson Matrix Can Pin Down Two Errors Per Word", Electronics International, vol. 55, No. 11, 6/82, pp. 158-162.
Fleming Michael R.
International Business Machines - Corporation
McGinnis, Jr. William J.
LandOfFree
Method and device for correcting errors in memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for correcting errors in memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for correcting errors in memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-25237