Semiconductor memory device having fast data writing mode and me

Details Semiconductor memory device having fast data writing mode and me Semiconductor memory device having fast data writing mode and me

1993-11-29

1999-05-11

Tu, Trinh L.

Excavating

365201, G11C29/00

Patent

active

059035757

ABSTRACT:
Disclosed is a semiconductor memory device including a normal memory array and preliminary memory array enabling a mutual data transfer. Word lines in the normal memory array and those in the preliminary memory array are controlled by separate row decoders and separate word drivers. Bit lines and sense amplifiers are provided commonly to the normal memory array and the preliminary memory array. When test data is written in a predetermined pattern into the normal memory array, data corresponding to the predetermined pattern is written in advance for each memory cell in the preliminary memory array. Then, after the row decoder and word driver for the preliminary memory array are enabled so that the word lines in the preliminary memory array are activated, the row decoder and word driver for the normal memory array are enabled so that the word lines in the preliminary memory array are activated. Thus, data signals read from memory cells of one row in the normal memory array are simultaneously amplified by the sense amplifiers via the bit lines and then transferred via the bit lines to memory cells of one row in the preliminary memory array. In this result, the test data are written at one time into the memory cells of one row in the normal memory array.

REFERENCES:
patent: 4464750 (1984-08-01), Tatematsu
patent: 4601031 (1986-07-01), Walker et al.
patent: 4667330 (1987-05-01), Kumagai
patent: 4670878 (1987-06-01), Childers
patent: 4745582 (1988-05-01), Fukushi et al.
patent: 4817056 (1989-03-01), Furutani et al.
patent: 4833652 (1989-05-01), Isobe et al.
patent: 4860260 (1989-08-01), Saito et al.
patent: 4888772 (1989-12-01), Tanigawa
patent: 5060230 (1991-10-01), Arimoto et al.
patent: 5140553 (1992-08-01), Choi et al.
patent: 5208778 (1993-05-01), Kumanoya et al.
patent: 5299161 (1994-03-01), Choi et al.
"Parallel Testing Technology For VLSI Memories", 1987 International Test Conference, by Jun'ichi Inoue, pp. 1066-1071.
"1989 Digest IEEE International Solid-State Circuit Conference", by Kazutami Arimoto et al, pp. 244-245 and 352.

Affiliated with

Also associated with

Rating

Semiconductor memory device having fast data writing mode and me does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having fast data writing mode and me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having fast data writing mode and me will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-251524