Synthetic resins or natural rubbers -- part of the class 520 ser – Synthetic resins – Processes of preparing a desired or intentional composition...
Reexamination Certificate
1998-01-20
2001-04-10
Szekely, Peter (Department: 1714)
Synthetic resins or natural rubbers -- part of the class 520 ser
Synthetic resins
Processes of preparing a desired or intentional composition...
C523S413000, C524S508000, C524S535000, C428S620000, C438S125000, C438S780000, C525S109000
Reexamination Certificate
active
06214904
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a resin-sealed semiconductor device, especially a semiconductor device sealed with a resin covering only one side opposite to the base. More particularly, the present invention relates to a semiconductor device characterized by its sealing resin.
The recent downsizing and miniaturization of electronic machines and equipment is accompanied by semiconductors having reduced size and thickness and improved performance. The conventional semiconductor device is composed of a semiconductor element and a lead frame which are sealed by resin such that both sides thereof are covered except for those parts by which it is mounted on a printed circuit board. Therefore, the miniaturization of semiconductor device itself needs improvement in lead frame (as the base) and sealing resin. As the result, there have been developed TSOP (thin small outline package) and QFP (quad flat package), the former having sealing resin in reduced volume and thickness, the latter having a large number of pins.
In order to reduce the mounting area and to improve the performance, there has been developed a new semiconductor device constructed such that terminals to connect the semiconductor device to the mother board are arranged on the back of the base of the semiconductor device. Unfortunately, this structure has the disadvantage that the semiconductor device is liable to warp because only one side opposite to the base is covered with the sealing resin, unlike the conventional semiconductor device which has both sides thereof covered with the sealing resin. Warping hampers the mounting on a flat mother board, causes peeling at the interface between the base and the semiconductor element, and leads to failure in the thermal cycle test and popcorn resistance test.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide an epoxy resin composition and a semiconductor device sealed therewith. Said epoxy resin composition exhibits good adhesiveness, hardly warps the semiconductor device, and gives good results in the thermal cycle test and popcorn resistance test, when it is applied to the semiconductor device constructed such that only one side opposite to the base is covered with a sealing resin unlike conventional semiconductor devices.
The present inventors completed this invention as the result of their extensive studies on the semiconductor device sealed with a resin covering only one side opposite to the base, for its improvement in resin adhesion, warp reduction, and thermal cycle properties and popcorn resistance. The gist of the present invention resides in an epoxy resin composition to seal semiconductors constructed of a semiconductor element, a base to support said semiconductor element, and an epoxy resin composition covering only one side opposite to the base, said epoxy resin comprising (A) epoxy resin, (B) hardener, and (C) inorganic filler, and giving a cured product which has (a) a flexural modulus of elasticity of 10 to 30 GPa at 23° C. and (b) a coefficient of linear expansion of 4×10
−6
/K to 10×10
−6
/K in the temperature range from 23° C. to the glass transition point, with the product of (a) and (b) being smaller than 2×10
−4
GPa/K.
REFERENCES:
patent: 4728681 (1988-03-01), Kobayashi et al.
patent: 5216077 (1993-06-01), Yoshizumi et al.
patent: 6037425 (2000-03-01), Fukuzawa et al.
patent: 44 08 176 A1 (1995-09-01), None
patent: 0506360 (1992-09-01), None
patent: 0506359 (1992-09-01), None
patent: 0 511 833 A2 (1992-11-01), None
patent: 0 676 806 A2 (1995-10-01), None
patent: 0 749 996 A1 (1996-12-01), None
patent: 0 751 561 A1 (1997-01-01), None
Rehme, F. et al. “Chipgehäuse Im Werkstofftest” F & M Feinwerktechnik Mikrotechnik Messtechnik, vol. 103, No 7/08, Aug. 1, 1995, pp. 425-428, XP000524175.
Rehme, F. et al. “Chipgehause Im Werkstofftest” F & M. Feinwerktechnik Mikrotechnik Messtechnik, vol. 103, No. 7/08, Aug. 1, 1995, pp. 425-428, XP000524175.
Robinson, D. et al. “Glob Top Encapsulation of Large Die On MCM-L” International Journal of Microcircuits and Electronic Packaging, vol. 15, No. 4, Jan. 1, 1992, pp. 213-228, XP000303596.
Tanaka Masayuki
Tsurumi Yumiko
Miller Austin R.
Szekely Peter
Toray Industries Inc.
LandOfFree
Epoxy resin composition to seal semiconductors and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Epoxy resin composition to seal semiconductors and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Epoxy resin composition to seal semiconductors and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2510964