Method and apparatus for automatically designing logic circuit,

Details Method and apparatus for automatically designing logic circuit, Method and apparatus for automatically designing logic circuit,

1996-01-23

1999-05-11

Teska, Kevin J.

Boots, shoes, and leggings

364488, 36475401, G06F17/10

Patent

active

059034700

ABSTRACT:
In the case where a multiplier factor is a constant, if the number of the bits having the value of 1 in the multiplier factor is 3 or more and if it is larger than the number of the bits having the value of 0, a circuit for performing multiplication by using the logic NOT number of the multiplier factor, which is obtained by inverting all the bits in the multiplier factor by the logic NOT operation is generated. If the number of the bits having the value of 1 in the multiplier factor is 3 or more and if it is smaller than the number of the bits having the value of 0, the multiplier factor is divided so that an adder for adding partial products forms a well-balanced binary tree. Conversely, if the number of the bits having the value of 1 in the multiplier factor is 2 or less, an add shift multiplier for calculating partial products only with respect to the bits having the value of 1 is generated.

REFERENCES:
patent: 4954953 (1990-09-01), Bush
patent: 5041986 (1991-08-01), Tanishita
patent: 5043914 (1991-08-01), Nishiyama et al.
patent: 5095456 (1992-03-01), Wong et al.
patent: 5097422 (1992-03-01), Corkin et al.
patent: 5133069 (1992-07-01), Asato et al.
patent: 5146583 (1992-09-01), Matsunaka et al.
patent: 5151867 (1992-09-01), Hooper et al.
patent: 5212650 (1993-05-01), Hooper et al.
patent: 5220525 (1993-06-01), Anderson et al.
patent: 5222029 (1993-06-01), Hooper et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5237513 (1993-08-01), Kaplan
patent: 5283755 (1994-02-01), Bechade
patent: 5291431 (1994-03-01), Ho et al.
patent: 5313414 (1994-05-01), Yang et al.
patent: 5345393 (1994-09-01), Ueda
patent: 5347482 (1994-09-01), Williams
patent: 5351206 (1994-09-01), Yang et al.
patent: 5359537 (1994-10-01), Saucier et al.
patent: 5359539 (1994-10-01), Matsumoto et al.
patent: 5367468 (1994-11-01), Fukasawa et al.
Taniguchi et al., "High-Speed Multiplier and Divider Using Redundant Binary Representation", Shingak-giho, vol. 88, No. 120, ED. 88-48.
Nagamatsu et al., "A 15ns 32.times.32-bit CMOS Parallel Multiplier With Triple Level Metal Interconnections", Shingak-giho, vol. 89, No. 259, ICD 89-128.
Nikkei Electronics, May 29, 1978 at pp. 76-89.

Affiliated with

Also associated with

Rating

Method and apparatus for automatically designing logic circuit, does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for automatically designing logic circuit, , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for automatically designing logic circuit, will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-250449