Boots – shoes – and leggings
Patent
1997-05-23
1999-05-11
Trammell, James P.
Boots, shoes, and leggings
364491, G06F19/00
Patent
active
059034610
ABSTRACT:
In a physical design automation system for producing an optimized cell placement for an integrated circuit chip, a placement optimization methodology is decomposed into a plurality of cell placement optimization processes that are performed simultaneously by parallel processors on input data representing the chip. The results of the optimization processes are recomposed to produce an optimized cell placement. The fitness of the optimized cell placement is analyzed, and the parallel processors are controlled to selectively repeat performing the optimization processes for further optimizing the optimized cell placement if the fitness does not satisfy a predetermined criterion. The system can be applied to initial placement, routing, placement improvement and other problems. The processors can perform the same optimization process on different placements, or on areas of a single placement. Alternatively, the processors can perform different optimization processes simultaneously on a single initial placement, with the resulting processed placement having the highest fitness being selected as the optimized placement. The processors can further selectively reprocess areas of a placement having high cell interconnect congestion or other low fitness parameters.
REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4484292 (1984-11-01), Hong et al.
patent: 4495559 (1985-01-01), Gelatt, Jr. et al.
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4850027 (1989-07-01), Kimmel
patent: 4872125 (1989-10-01), Catlin
patent: 4908772 (1990-03-01), Chi
patent: 5051895 (1991-09-01), Rogers
patent: 5136686 (1992-08-01), Koza
patent: 5140526 (1992-08-01), McDermith et al.
patent: 5140530 (1992-08-01), Guha et al.
patent: 5144563 (1992-09-01), Date et al.
patent: 5157778 (1992-10-01), Bischoff et al.
patent: 5159682 (1992-10-01), Toyonaga et al.
patent: 5200908 (1993-04-01), Date et al.
patent: 5202840 (1993-04-01), Wong
patent: 5208759 (1993-05-01), Wong
patent: 5222029 (1993-06-01), Hooper et al.
patent: 5222031 (1993-06-01), Kaida
patent: 5224056 (1993-06-01), Chene et al.
patent: 5245550 (1993-09-01), Miki et al.
patent: 5249259 (1993-09-01), Harvey
patent: 5251147 (1993-10-01), Finnerty
patent: 5255345 (1993-10-01), Shaefer
patent: 5267176 (1993-11-01), Antreich et al.
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5557533 (1996-09-01), Koford et al.
patent: 5636125 (1997-06-01), Rostoker et al.
patent: 5682322 (1997-10-01), Boyle et al.
Mohan, S. and Matumder, Pinaki, "Wolverines-Standard Cell Placement on a Network of Workstations", IEEE, vol. 12 No. 9 Sep. 1993.
Sherwani, Naveed, "Algorithms for VLSI Physical design automation," Kluwer Academic Publishers, 1993.
Nowatzyk, A. and Parkin, M., "The S3.mp Interconnect System & TIC Chip", Proceedings of IEEE Computer society HOT Interconnect Symposium, Stanford Univ., 1993.
Lenoski, Daniel, et al., "The Stanford Dash Multiprocessor", Computer, Mar. 1992.
Koza, John, Genetic Programming, MIT Press, Cambridge, MA 1993, pp. 94-101 and 173.
Sechen, Carl and Sangiovanni-Vincentelli, Alberto, "TimberWolf 3.2: A New Standard Cell Placement and Global Routing Package", IEEE 23rd Design Automaton Conference, 1986, Paper 26.1.
Shahookar, Khushro and Mazumder, Pinaki, "A Genetic Approach to Standard Cell Placement Using Meta-Genetic Parameter Optimization", IEEE Transactions on Computer-Aided Design, vol. 9, No. 5, May 1990.
Boyle Douglas B.
Jones Edwin R.
Koford James S.
Rostoker Michael D.
Scepanovic Ranko
LSI Logic Corporation
Trammell James P.
LandOfFree
Method of cell placement for an integrated circuit chip comprisi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of cell placement for an integrated circuit chip comprisi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of cell placement for an integrated circuit chip comprisi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-250299