Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Reexamination Certificate
1999-09-28
2001-06-12
Picardat, Kevin M. (Department: 2822)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
C438S112000, C438S124000, C257S683000, C257S787000
Reexamination Certificate
active
06245597
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to the assembly and packaging of integrated circuits for plastic encapsulation. Specifically, this invention is a method for fabricating and mounting an unencapsulated integrated circuit die to a mounting structure such as a metal die paddle that reduces the propensity of the integrated circuit die to crack or fracture when subject to thermal stress.
2. Description of the Prior Art
The current state of the art for plastic packaged integrated circuits describes an integrated circuit die coupled to a mounting structure by epoxy, glue or other types of adhesive material. The integrated circuit die and mounting structure are subsequently encapsulated in plastic material, typically through a transfer molding process.
The problem, noticed in the Joint Electron Device Engineering Council (JEDEC) semiconductor package identified as Thin Shrink Small Outline Package (TSSOP), but applicable to virtually all types of plastic encapsulation of integrated circuits, is cracking or fracturing of the integrated circuit die when subject to thermal stress. Thermal stress can, and often does occur, at temperatures above 25 deg. C. Under test and/or operating conditions, the thermal coefficient of expansion of the mounting structure and the die are very similar, but not identical. Thus, in the absence of plastic encapsulation the mounting structure and the die will illustrate similar expansion and contraction characteristics.
However, once the device is encapsulated in plastic, the thermal coefficient of expansion of the mounting structure is greater than that of the plastic encapsulant. The result of the plastic encapsulation is the presence of competing and opposite forces on the integrated circuit die. For example, as temperature increases, either by ambient variation or by operating heat dissipation, the plastic package tends to expand thus creating forces onto the integrated circuit die. These forces from the plastic package tend to inhibit the expansion of the die because there are expansion forces from the die itself which are opposite in direction to those of the plastic package. Also, there are expansion forces from the mounting structure which cause a frictional migratory effect on the interface between the die and the die paddle. Simply put, above 25 deg. C., expansion forces occur at two key interfaces as a result of thermal stress: 1) the integrated circuit die and plastic package interface, and 2) the integrated circuit die and mounting structure interface.
The result of these expansion forces typically appears initially as cracks on the bottom of the integrated circuit die, i.e., the surface of the integrated circuit die which interfaces with mounting structure. The cracks or fractures may then propagate throughout the die. Under lower stress conditions, the cracks may be observed on the bottom surface of the integrated circuit die as hairline fractures. These hairline fractures typically result in partial loss of function of the integrated circuit. In extreme cases, the cracks may have propagated throughout the entire thickness of the integrated circuit die to the extent of complete fissure of the die, resulting in loss of function and total failure of the integrated circuit.
Therefore, a need existed to provide a method for fabricating an integrated circuit die and attaching the integrated circuit die to a mounting structure for plastic encapsulated packages that reduces the propensity of die cracking.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a method which reduces integrated circuit die cracking in plastic encapsulated integrated circuit packages. The method comprises two steps each of which may be taken independently or concurrently. The first step is to provide a thicker epoxy adhesive layer, relative to the prior art, for coupling, attaching or bonding an integrated circuit die to a mounting structure such as a metal die paddle or to a metal layer deposited on a substrate. The second step is to provide an integrated circuit die with reduced die thickness, relative to the prior art.
According to one aspect of the invention, there is provided a method for reducing integrated circuit die cracking, comprising the steps of: coupling an integrated circuit die to a mounting structure by applying an epoxy adhesive to the mounting structure and attaching the integrated circuit die to the epoxy adhesive; and encapsulating the integrated circuit die, the epoxy adhesive and the mounting structure in plastic; wherein a die thickness of the integrated circuit die is approximately 0.0075-0.0085 inches and a thickness of the epoxy adhesive is approximately 0.0012-0.003 inches when applied.
According to a further aspect of the invention, there is provided a method for reducing integrated circuit die cracking, comprising the steps of: coupling an integrated circuit die to a mounting structure by applying an epoxy adhesive to the mounting structure and attaching the integrated circuit die to the epoxy adhesive; and encapsulating the integrated circuit die, the epoxy adhesive and the mounting structure in plastic; wherein a die thickness of the integrated circuit is approximately 0.0075-0.0085 inches and a thickness of the epoxy adhesive is approximately 0.0005-0.0025 inches after curing of the epoxy adhesive and encapsulation.
The foregoing and other objects, features, and advantages of the invention will be apparent from the following, more particular, description of the preferred embodiments of the invention, as illustrated in the accompanying drawings.
REFERENCES:
patent: 4908086 (1990-03-01), Goodrich et al.
patent: 5554569 (1996-09-01), Ganesan et al.
patent: 5759874 (1998-06-01), Okawa
patent: 6046507 (2000-04-01), Hatchard et al.
patent: 6077724 (2000-06-01), Chen
patent: 6091157 (2000-07-01), Black et al.
patent: 6101101 (2000-08-01), Tzu et al.
Baker & Botts L.L.P.
Microchip Technology Incorporated
Picardat Kevin M.
LandOfFree
Method for reducing die cracking in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reducing die cracking in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing die cracking in integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2490121