Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Patent
1995-10-30
1998-10-20
Nguyen, Vinh P.
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
324755, 324758, G01R 3128
Patent
active
058251952
ABSTRACT:
Optical alignment techniques, such as those used in "flip chip" bonding, are used to establish ohmic contact with the die by means of raised portions on contact members. This permits accurate alignment with a temporary die fixture in order to test the die. The tested die can then be qualified under a known good die program as having an acceptable degree of reliability. This permits the die to be characterized prior to assembly, so that the die may then be transferred in an unpackaged form. The ohmic contact is preferably established by applying a compression force to the die using an interconnect insert resulting in a limited penetration of the contact member into the bondpads. The arrangement may be used for establishing electrical contact with a burn-in oven.
REFERENCES:
patent: 4692839 (1987-09-01), Lee et al.
patent: 4729166 (1988-03-01), Lee et al.
patent: 4899107 (1990-02-01), Corbett et al.
patent: 4899921 (1990-02-01), Bendat et al.
patent: 5073117 (1991-12-01), Malhi et al.
patent: 5088190 (1992-02-01), Malhi et al.
patent: 5123850 (1992-06-01), Elder et al.
patent: 5140405 (1992-08-01), King et al.
patent: 5177528 (1993-01-01), Koromegawa et al.
patent: 5206585 (1993-04-01), Chang et al.
patent: 5225037 (1993-07-01), Elder et al.
patent: 5236118 (1993-08-01), Bower et al.
patent: 5302891 (1994-04-01), Wood et al.
patent: 5408190 (1995-04-01), Wood et al.
patent: 5414372 (1995-05-01), Levy
patent: 5440240 (1995-08-01), Wood et al.
patent: 5483174 (1996-01-01), Henabree et al.
Farnworth Warren M.
Hembree David R.
Wood Alan G.
Gratton Stephen A.
Micro)n Technology, Inc.
Nguyen Vinh P.
LandOfFree
Method and apparatus for testing an unpackaged semiconductor die does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing an unpackaged semiconductor die, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing an unpackaged semiconductor die will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-248324