Boots – shoes – and leggings
Patent
1994-10-17
1996-01-02
Bowler, Alyssa H.
Boots, shoes, and leggings
395375, 364DIG1, 36423223, 3642328, 3642628, G06F 938
Patent
active
054817510
ABSTRACT:
A microprocessor partially decodes instructions retrieved from main memory before placing them into the microprocessor's integrated instruction cache. Each storage location in the instruction cache includes two slots for decoded instructions. One slot controls one of the microprocessor's integer pipelines and a port to the microprocessor's data cache. A second slot controls the second integer pipeline or one of the microprocessor's floating point units. The instructions retrieved from main memory are decoded by a loader unit which decodes the instructions from the compact form as stored in main memory and places them into the two slots of the instruction cache entry according to their functions. In addition, auxiliary information is placed in the cache entry along with the instruction to control parallel execution as well as emulation of complex instructions. A bit in each instruction cache entry indicates whether the instructions in the two slots are independent, so that they can be executed in parallel, or dependent, so that they must be executed sequentially. Using a single bit for this purpose allows two dependent instructions to be stored in the slots of the single cache entry.
REFERENCES:
patent: 4589087 (1986-05-01), Aaslander et al.
patent: 4620275 (1986-10-01), Wallach et al.
patent: 4646233 (1987-02-01), Weatherford et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4873629 (1989-10-01), Harris et al.
patent: 5050068 (1991-09-01), Dollas et al.
patent: 5050070 (1991-09-01), Chastain et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5233694 (1993-08-01), Hotta et al.
Bandyopadhyay et al. "Micro-Coded Based RISC Architecture"; 1987, IEEE.
McGeady "The i960CA Super Scalar Implemation of 80960 Architecture", IEEE 1990.
Hinton "80960-next generation" 1989 IEEE.
T. Baber "Headroom and Legroom in the 80960 architecture" 1990, IEEE.
G. B. Steven, S. M. Gray, & R. G. Adams; HARP: A Parallel Pipelined RISC Processor, Microprocessors & Micro systems, vol. 13, No. 9 Nov. 1989 London, GB; pp. 579-587.
David Ditzel, et al.; Branch Folding in the Crisp Microprocessor; Reducing Branch Delay to Zero; 14th Annual Internat'l Symposium on Computer Architecture; Jun. 2-5, 1987; pp. 1-9.
David Ditzel, et al.; The Hardware Architecture of the Crisp Microprocessor; AT&T Info Systems; 1987, ACM; pp. 309-319.
Alpert Donald B.
Avnon Dror
Ben-Meir Amos
Talmudi Ran
Bowler Alyssa H.
Donaghue L.
National Semiconductor Corporation
LandOfFree
Apparatus and method for storing partially-decoded instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for storing partially-decoded instructions , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for storing partially-decoded instructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-245127