Boots – shoes – and leggings
Patent
1993-09-30
1996-01-02
Bowler, Alyssa H.
Boots, shoes, and leggings
3642288, G06F 1300, G06F 1576
Patent
active
054817439
ABSTRACT:
A minimal instruction set computer architecture (hyperscalar computer architecture) comprises a central memory, an instruction buffer, a control unit, an I/O control unit, a plurality of functional units, a plurality of register files, and a data router. In the hyperscalar computer architecture, the central memory transfers a plurality of instructions to the instruction buffer. The control unit receives multiple instructions from the instruction buffer, and automatically determines and issues the largest subset of instructions from those received that can be simultaneously issued to the plurality of functional units. Each functional unit receives data from and returns computational results to a corresponding register file. The data router serves to transfer data between each register file and any other register file, the central memory, the control unit, or the I/O control unit. The present invention also includes a multiple instruction issue method for issuing instructions to the hyperscalar computer architecture. The multiple instruction issue method comprises the steps of: determining a set of first source register files used by a plurality of instructions; determining a set of second source register files used by the plurality of instructions; determining a set of destination register files used by the plurality of instructions; determining a largest subset of instructions within the plurality of instructions that can be executed without a register file conflict; and issuing in parallel each instruction within the largest subset to the plurality of functional units.
REFERENCES:
patent: 3268874 (1966-08-01), Bock
patent: 3389376 (1968-06-01), Packard
patent: 3462744 (1969-08-01), Tomasulo et al.
patent: 3611306 (1971-10-01), Reigel
patent: 3771138 (1973-11-01), Celtruda et al.
patent: 3792441 (1974-02-01), Wymore et al.
patent: 3886523 (1975-05-01), Ferguson et al.
patent: 3924241 (1975-12-01), Kronies
patent: 3978452 (1976-08-01), Barton et al.
patent: 3983539 (1976-09-01), Faber et al.
patent: 3983541 (1976-09-01), Faber et al.
patent: 4027288 (1977-05-01), Barton et al.
patent: 4051551 (1977-09-01), Lawrie et al.
patent: 4085450 (1978-04-01), Tulpule
patent: 4138720 (1979-02-01), Chu et al.
patent: 4155120 (1979-05-01), Keefer et al.
patent: 4159519 (1979-06-01), Gupta
patent: 4179737 (1979-12-01), Kim
patent: 4589087 (1986-05-01), Auslander et al.
patent: 4630230 (1986-12-01), Sundet
patent: 4636942 (1987-01-01), Chen et al.
patent: 4661900 (1987-04-01), Chen et al.
patent: 4745545 (1988-05-01), Schiffleger
patent: 4754398 (1988-06-01), Pribnow
patent: 4901230 (1990-02-01), Chen et al.
patent: 5142638 (1992-08-01), Schiffleger
patent: 5202970 (1993-04-01), Schiffleger
patent: 5226171 (1993-07-01), Hall et al.
patent: 5243699 (1993-09-01), Nickolls et al.
patent: 5247637 (1993-09-01), Leedom et al.
patent: 5257372 (1993-10-01), Furtney et al.
patent: 5276854 (1994-01-01), Court et al.
patent: 5280474 (1994-01-01), Nickolls et al.
patent: 5293500 (1994-03-01), Ishida et al.
A Guide to RISC Microprocessors, edited by Michael Slater, article by John H. Wharton, Academic Press, Inc., ISBN 0-12-649140-2, pp. 213-220.
Robert J. Baron, et al., Computer Architecture Case Studies, 1992, pp. 25-102, 187-220, 319-328, 340-371.
Harold S. Stone, High-Performance Computer Architecture, 2nd ed, 1990, pp. 122-201, 259-303.
M. Morris Mano, Computer System Architecture, 2nd ed, 1982, pp. 217-327.
James E. Thornton, Design Of A Computer--The Control Data 6600, 1970.
Dobberpuhl et al., "A 200-Mhz 64-b Dual-Issue CMOS Microprocessor," IEEE Journal of Solid-State Circuits, vol. 27, No. 11, 1992, pp. 1555-1567.
Lawrence Snyder, "Introduction To The Configurable Highly Parallel Computer," IEEE Computer, 1982, pp. 47-56.
Gary Burke, "Control Schemes For VLSI Microprocessors," IEEE 1982, pp. 91-95.
Harold S. Tone, "Parallel Processing with the Perfect Shuffle," IEEE Transactions on Computers, vol. c-20, No. 2, 1971, pp. 153-161.
K. E. Batcher, "Sorting Networks and Their Applications," AFIPS Conference Proceedings, vol. 32, 1968, pp. 307-314.
V. E. Benes, "On Rearrangeable Three-Stage Connecting Networks," The Bell System Technical Journal, vol. XLI, No. 5, 1962, pp. 1481-1492.
Apple Computer Inc.
Bowler Alyssa H.
Kyle Charles R.
Sueoka Greg T.
LandOfFree
Minimal instruction set computer architecture and multiple instr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Minimal instruction set computer architecture and multiple instr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimal instruction set computer architecture and multiple instr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-244919