Boots – shoes – and leggings
Patent
1994-07-01
1996-01-02
Ray, Gopal C.
Boots, shoes, and leggings
3642302, 3642808, 364240, 3642405, 364247, 364DIG1, 395868, 395742, G06F 946, G06F 1324
Patent
active
054817285
ABSTRACT:
Either the master address decode signal 4 generated by the master address decoder 3 or the reception interrupt factor vector decode signal 22 generated by the reception interrupt factor vector decoder 21 which decodes the reception interrupt factor vector 20, is select, ed by the decoder output select circuit 23 controlled by the interrupt vector register read signal 11, and the output from the decoder output select circuit 23 is given to each control register 5 as the multi function register select signal 24, and the AND signal of the multi function register select signal 24 obtained by the AND gate 110 and the interrupt vector register read signal 11, clears the interrupt request latch 6. During the time, by the interrupt vector register read signal 11, the bus cycle effective signal 9 to each control register 5 is masked.
REFERENCES:
patent: 4812971 (1089-03-01), Butts, Jr.
patent: 4991086 (1991-02-01), Kojima
patent: 5032980 (1991-07-01), Ozaki et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5201051 (1993-04-01), Koide
patent: 5287523 (1994-02-01), Allison et al.
patent: 5327566 (1994-07-01), Forsyth
Mitsubishi Denki & Kabushiki Kaisha
Mitsubishi Engineering Company Limited
Ray Gopal C.
LandOfFree
Data processor having circuitry for high speed clearing of an in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor having circuitry for high speed clearing of an in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor having circuitry for high speed clearing of an in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-244552