Shared register architecture for a dual-instruction-set CPU

Details Shared register architecture for a dual-instruction-set CPU Shared register architecture for a dual-instruction-set CPU

1994-07-20

1996-01-02

Bowler, Alyssa H.

395800, 395500, G06F 930

Patent

active

054816939

ABSTRACT:
A dual-instruction set central processing unit (CPU) is capable of executing instructions from a reduced instruction set computer (RISC) instruction set and from a complex instruction set computer (CISC) instruction set. Data and address information may be transferred from a CISC program to a RISC program running on the CPU by using shared registers. The architecturally-defined registers in the CISC instruction set are merged or folded into some of the architecturally-defined registers in the RISC architecture so that these merged registers are shared by the two instructions sets. In particular, the flags or condition code registers defined by each architecture are merged together so that CISC instructions and RISC instructions will implicitly update the same merged flags register when performing computational instructions. The RISC and CISC registers are folded together so that the CISC flags are at one end of the register while the frequently used RISC flags are at the other end, but the RISC instructions can read or write any bit in the merged register. The CISC code segment base address is stored in the RISC branch count register, while the CISC floating point instruction address is stored in the RISC branch link register. The general-purpose registers (GPR's) are also merged together, allowing a CISC program to pass data to a RISC program merely by writing one of its GPR's, switching control to the RISC program, and the RISC program reading one of its GPR's that is merged with and corresponds to the CISC GPR that was written to by the CISC program.

REFERENCES:
patent: 4633417 (1986-12-01), Wilburn et al.
patent: 4763242 (1988-08-01), Lee et al.
patent: 4780819 (1988-10-01), Kashiwagi
patent: 4794522 (1988-12-01), Simpson
patent: 4812975 (1989-03-01), Adachi et al.
patent: 4821187 (1989-04-01), Ueda et al.
patent: 4841476 (1989-06-01), Mitchell et al.
patent: 4942519 (1990-07-01), Nakayama
patent: 4972317 (1990-11-01), Buonomo et al.
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5077657 (1991-12-01), Cooper et al.
patent: 5097407 (1992-03-01), Hino et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5167023 (1992-11-01), de Nicolas et al.
patent: 5210832 (1993-03-01), Maier et al.
patent: 5226164 (1993-07-01), Nadas et al.
patent: 5230069 (1993-07-01), Brelsford et al.
patent: 5241636 (1993-08-01), Kohn
patent: 5269007 (1993-12-01), Hanawa et al.
patent: 5287465 (1994-02-01), Kurosawa et al.
patent: 5291586 (1994-03-01), Jen et al.
Combining both micro-code and Hardwired control in RISC by Bandyophyay and Zheng, Sep. 1987 Computer Architecture News pp. 11-15.
Combining RISC and CISC in PC systems by Garth, Nov. 1991 IEEE publication (?) pp. 10/1 to 10/5.
A 5.6-MIPS Call-Handling Processor for Switching Systems by Hayashi et al., IEEE JSSC Aug. 1989.

Affiliated with

Also associated with

Rating

Shared register architecture for a dual-instruction-set CPU does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shared register architecture for a dual-instruction-set CPU, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared register architecture for a dual-instruction-set CPU will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-243693