Patent
1995-04-14
1996-01-02
Harvey, Jack B.
395293, 395296, G06F 1318, G06F 304
Patent
active
054816807
ABSTRACT:
An arbitration circuit that uses a unique history register that is combined with a value representing bus requests to index into a table. All possible combinations of history register requests are stored in the table along with a corresponding grant. A block of the table is selected by the history register, and then the request is used to index into the block to determine which request receives a grant. The grant is then shifted into the history register. Advantageously, more than one table may be stored in memory which can be selected by an arbiter controller.
REFERENCES:
patent: 4009470 (1977-02-01), Danilenko et al.
patent: 4237534 (1980-12-01), Felix
patent: 4536839 (1985-08-01), Shah et al.
patent: 4609995 (1986-09-01), Hasebe
patent: 4814974 (1989-03-01), Narayanan et al.
patent: 4941086 (1990-07-01), Kriz
patent: 4974148 (1990-11-01), Matteson
patent: 4979100 (1990-12-01), Makris et al.
patent: 5151994 (1992-09-01), Wille et al.
patent: 5160923 (1992-11-01), Sugawara et al.
patent: 5195185 (1993-03-01), Marenin
patent: 5287463 (1994-02-01), Frame et al.
patent: 5291584 (1994-03-01), Challa et al.
patent: 5301283 (1994-04-01), Thacker et al.
IBM Technical Disclosure Bulletin, Nov., 1993, US, vol. 36, 11, pp. 317-320, "Arbitration History Buffer".
Larson Mikiel L.
Wilcox Wayne R.
AT&T Corp.
Harvey Jack B.
Johannesenn Michael B.
Seto Jeffrey K.
LandOfFree
Dynamically programmable bus arbiter with provisions for histori does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamically programmable bus arbiter with provisions for histori, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically programmable bus arbiter with provisions for histori will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-243370