Method for generating a secure macro element of a design for a p

Details Method for generating a secure macro element of a design for a p Method for generating a secure macro element of a design for a p

1997-05-16

1999-08-31

Teska, Kevin J.

39550017, G06F 1750

Patent

active

059464780

ABSTRACT:
A method of generating and using a secure macro element for configuring programmable ICs is provided. The method provides a bitstream to a user, rather than providing a user-editable macro. Compilation software is provided to the user that combines the data from a "macro bitstream" (the bitstream comprising the macro data description) and the data from the user's own circuits to create the complete bitstream. The compilation software reserves the relevant portions of the complete bitstream for the macro, and does not assign user circuits to the areas controlled by those portions of the bitstream. In one embodiment of the invention, the user specifies a physical location on the programmable IC for the macro, so the macro data is optionally placed in a different location in the complete bitstream than in the macro bitstream. In another embodiment, the macro bitstream and the complete bitstream represent the same programmable IC architecture, but not the same device, so they are of similar formats but different lengths.

REFERENCES:
patent: 5426379 (1995-06-01), Trimberger
patent: 5448493 (1995-09-01), Topolewski et al.
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5635855 (1997-06-01), Tang
patent: 5761078 (1998-06-01), Fuller et al.
patent: 5761484 (1998-06-01), Agarwal et al.
patent: 5815405 (1998-09-01), Baxter
Lucent Technologies Data Book, Oct. 1996, "Field-Programmable Gate Arrays", pp. 2-45 through 2-54, available from Lucent Technologies, 555 Union Boulevard Room 30L-15P-BA, Allentown PA 18103.
Application Note 38 "Configuring Multiple FLEX 8000 Devices", May, 1994, version 2, available from Altera Corporation, pp. 4-56 to 4-57.
K. Shahookar and P. Mazumder, "VLSI Cell Placement Techniques", ACM Computing Surveys, vol. 23, No. 2, Jun. 1991, pp. 143-220.
Brown, Stephen D. et al., Field-Programmable Gate Arrays, Kluwer Academic Publishers, 1992, pp. 45-86, and 117-145.
Bryan T. Preas and Michael J. Lorenzetti, Physical Design Automation of VLSI Systems, Benjamin/Cummings Publishing Co., Inc., Menlo Park, California, 1988, pp. 65-210.
Libraries Guide, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, Oct. 1995, pp. 4-71 through 4-72.
"XC4000 Hard Macro Style Guide", available from Xilinx, Inc., 2100 Logic Drive, San Jose, Ca 95124, Sep. 3, 1991, pp. 2-24.
The Programmable Logic Data Book, available from Xilinx, Inc., 2100 Logic Drive, San Jose, Ca 95124, 1996, pp. 4-56 through 4-57, Jun. 1, 1996.
Application Note 38 ("Configuring Multiple FLEX 800 Devices", May 1994, version 2, available from Altera Corporation, pp. 4-56 to 4-57).
Lucent Technologies Data Book ("Filed-Programmable Gate Arrays", Oct. 1996, pp. 2-45 to 2-54, available from Lucent Technologies).
The Programmable Logic Data Book (available from Xilinx, Inc., San Jose, CA, Jun. 1, 1996, pp. 4-56 to 4-57).
Golden et al. ("Design Automation and the programmable logic array macro", IBM Journal of Research and Development, vol. 24, No. 1, pp. 23-31, Jan. 1, 1980).

Affiliated with

Also associated with

Rating

Method for generating a secure macro element of a design for a p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for generating a secure macro element of a design for a p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating a secure macro element of a design for a p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2428452