Method and apparatus for operating a cache memory in a multi-pro

Details Method and apparatus for operating a cache memory in a multi-pro Method and apparatus for operating a cache memory in a multi-pro

1987-12-22

1992-05-12

Fleming, Michael R.

Boots, shoes, and leggings

364243, 36424344, 36424612, G06F 1300

Patent

active

051135108

ABSTRACT:
A computer system having a plurality of processors with each processor having associated therewith a cache memory is disclosed. When it becomes necessary for a processor to update its cache with a block of data from main memory, such a block of data is simultaneously loaded into each appropriate cache. Thus, each processor subsequently requiring such updated block of data may retrieve the block from its own cache, and not be required to access main memory.

REFERENCES:
patent: 4228503 (1980-10-01), Waite et al.
patent: 4400770 (1983-08-01), Chan et al.
patent: 4410944 (1983-10-01), Kronies
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4558413 (1985-12-01), Schmidt et al.
patent: 4616310 (1986-10-01), Dill et al.
patent: 4654819 (1987-03-01), Stiffler et al.
patent: 4695951 (1987-09-01), Hooker et al.
patent: 4843542 (1989-06-01), Dashiell et al.

Affiliated with

Also associated with

Rating

Method and apparatus for operating a cache memory in a multi-pro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for operating a cache memory in a multi-pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for operating a cache memory in a multi-pro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2427772