Self-monitoring system for detecting error at output port during

Details Self-monitoring system for detecting error at output port during Self-monitoring system for detecting error at output port during

1984-11-09

1987-11-24

Krass, Errol A.

Boots, shoes, and leggings

303 92, 303110, 364426, 371 16, 371 62, G06F 1122, G06F 1550

Patent

active

047093412

ABSTRACT:
A self-monitor system for a microprocessor performs self-checking during cold-start of the microprocessor. Self-checking is performed by applying a dummy load to a specific output port, and detecting the signal level at a checking port connected to the specific output port so that the output level at the check port coincides with the dummy load applied to the specific output port within a predetermined allowable time lag. An alarm is produced and a fail-safe operation is carried out if the signal level at the check port coincident with the dummy load is not detected within a given period of time after the allowable time lag.

REFERENCES:
patent: 4096990 (1978-06-01), Strelow
patent: 4125763 (1978-11-01), Drabing et al.
patent: 4317167 (1982-02-01), Hartig et al.
patent: 4472778 (1984-09-01), Davis et al.
patent: 4499543 (1985-02-01), Matsuda
patent: 4546437 (1985-10-01), Bleckmann et al.
patent: 4597052 (1986-06-01), Matsuda

Affiliated with

Also associated with

Rating

Self-monitoring system for detecting error at output port during does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-monitoring system for detecting error at output port during, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-monitoring system for detecting error at output port during will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2425337