Electricity: power supply or regulation systems – Self-regulating – Using a three or more terminal semiconductive device as the...
Patent
1993-08-11
1994-05-10
Voeltz, Emanuel T.
Electricity: power supply or regulation systems
Self-regulating
Using a three or more terminal semiconductive device as the...
323313, 3072966, G05F 316
Patent
active
053111150
ABSTRACT:
An improved current source having high output impedance, low saturation voltage, and less sensitivity to process parameters is achieved by having enhancement P-channel transistor devices used as current mirror, while depletion P-channel transistor devices are provided as the cascode devices. A "diode connected" depletion device may be inserted between the enhancement gate and the drain of the current reference transistor to reduce saturation voltage. The "diode connected" depletion device keeps the drains of the enhancement devices at a similar voltage even when the enhancement and depletion device threshold, i.e. V.sub.T, do not track over temperature or process. Thus, the current mirror circuit provides not only higher output impedance, lower saturation voltage, but is also less sensitive to process variation.
REFERENCES:
patent: 4241315 (1980-12-01), Patterson, III et al.
patent: 4365172 (1982-12-01), Prater
patent: 4654578 (1987-03-01), Salerno et al.
patent: 4829231 (1989-05-01), Coupe et al.
patent: 4855618 (1989-08-01), Brokaw
High-Swing MOS Current Mirror with Arbitrarily High Output Resistance P. J. Crawley et al., Electronic Letters, No. 4.
O. H. Schade, Jr., "Advances in BiMOS Integrated Circuits", RCA Review, vol. 39, Jun. 1978, pp. 250-277.
Y. P. Tsvidis, Design Considerations in Single-Channel MOS Analog Integrated Circuits-A Tutorial, IEEE Journal of Solid-State Circuits, vol. SC-13, No. 3, Jun. 1978, pp. 383-391.
G. R. Wilson, A Monolithic Junction FET-n-p-n Operational Amplifier, IEEE Journal of Solid-State Circuits, vol. SC-3, No. 4, Dec. 1968, pp. 341-347.
R. J. Widlar, Some Circuit Design Techniques for Linear Integrated Circuits, IEEE Transactions on Circuit Theory, vol. CT-12, No. 4, Dec. 1965, pp. 586-590.
P. R. Gray, Basic MOS Operational Amplifier Design-An Overview, Analog Mos Integrated Circuits, IEEE Press, N.Y., 1980, pp. 28-49.
P. R. Gray and R. G. Meyer, MOS Operational Amplifier Design-A Tutorial Overview IEEE Journal of Solid-State Circuits, vol. SC-17, No. 6, Dec. 1982, pp. 969-982.
Alan B. Grebene, Bipolar and MOS Analog Integrated Circuit Design, John Wiley & Son, 1984, pp. 219-239, 263-303, 709-718.
R. Gieger, P. Allen and N. Strader, VLSI Design Techniques for Analog and Digital Circuits, McGraw-Hill, 1990, p. 352.
Berhane Adolf
Caserza Steven F.
National Semiconductor Corp.
Voeltz Emanuel T.
LandOfFree
Enhancement-depletion mode cascode current mirror does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhancement-depletion mode cascode current mirror, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhancement-depletion mode cascode current mirror will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2414600