Boots – shoes – and leggings
Patent
1978-10-23
1981-03-24
Boudreau, Leo H.
Boots, shoes, and leggings
G06F 1300
Patent
active
042584175
ABSTRACT:
Improved efficiency in the operation of a computer system is achieved by interface logic that controls the operating rate of a central processing unit to be compatible with the slower operating rate of main memory. Microinstructions are decoded and interlock latches are generated to provide a main store interface holdoff signal that is applied to holdoff latch logic. Normally, the holdoff latch logic provides load control signals to sequence the operating cycle of the central processing unit. Under certain identified microinstruction conditions, an interlock latch is generated and the load control signals are not output from the holdoff logic, thereby inhibiting the sequencing operation of the central processing unit. Interlock latches that are generated include a register-in-use interlock and an invalid data interlock for each register that is used to fetch data from and store data into main memory.
REFERENCES:
patent: 3398405 (1968-08-01), Carlson et al.
patent: 3909791 (1975-09-01), Van Den Berg
patent: 4014006 (1977-03-01), Sorensen et al.
patent: 4040027 (1977-08-01), Van Es et al.
patent: 4063081 (1977-12-01), Handly et al.
patent: 4075692 (1978-02-01), Sorensen et al.
patent: 4091455 (1978-05-01), Woods et al.
Berglund Neil C.
Luick David A.
Boudreau Leo H.
International Business Machines - Corporation
LandOfFree
System for interfacing between main store memory and a central p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for interfacing between main store memory and a central p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for interfacing between main store memory and a central p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2410400