Dedithering circuitry in digital TV receiver

Details Dedithering circuitry in digital TV receiver Dedithering circuitry in digital TV receiver

1984-11-29

1986-06-10

Safourek, Benedict V.

Pulse or digital communications

Repeaters

Testing

358 13, 358 23, 358 36, 375 34, H04N 932, H04N 950

Patent

active

045947260

ABSTRACT:
A 7 bit digital signal is dithered by adding a low-level digital dithering signal comprised of alternating 1's and 0's, and by truncating the product to 6 bits. To dedither, an EXCLUSIVE-OR gate compares the previous and the current values of the least significant bit of the 6 bit dithered signal. If they are dissimilar, it outputs a "1". Otherwise, it outputs a "0". The output of the EXCLUSIVE-OR gate is ANDed with the dithering signal. If the dithering signal and the output of the EXCLUSIVE-OR gate are both one, then the 6 bit dithered signal is decremented. Otherwise, the 6 bit dithered signal is passed unchanged. The decremented-or-not 6 bit dithered signal is combined with the bit generated by the EXCLUSIVE-OR gate to produce the final 7 bit reconstituted signal.

REFERENCES:
patent: 3999129 (1976-12-01), Kasson
patent: 4334237 (1982-06-01), Reitmeirer et al.
patent: 4352123 (1982-09-01), Flamm
patent: 4460924 (1984-07-01), Lippel
patent: 4524447 (1985-06-01), Willis et al.

Affiliated with

Also associated with

Rating

Dedithering circuitry in digital TV receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dedithering circuitry in digital TV receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dedithering circuitry in digital TV receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2408834