Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-10-23
1991-05-21
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 307469, 371 221, H03K 19003
Patent
active
050178091
ABSTRACT:
A program verification circuit and technique adapted for use with a programmable logic array having at least one logic gate and first and second inputs thereto. A unique and novel operation is afforded by the present invention in that a method is provided of verifying the program of a field programmable logic array having a logic gate and at least first and second inputs thereto. The method of the invention includes the steps of: a) shifting verification control data through a shift register; b) selecting the first input of the logic gate by applying a first control signal to the first input of the logic gate in response to the output of the shift register; and c) deselecting the second input of the logic gate in response to the output of the shift register. A particularly novel aspect of the invention is provided in that the step of shifting verification control data through the shift register includes the steps of providing a first control signal (e.g. a logical "0") for selecting an input (or column) of the logic gate and supplying a second control signal (e.g. a logical `1`) for deselecting all other inputs of the logic gate. The step of supplying a second control signal for deselecting all other inputs of the logic gate includes the step of supplying plural second control signals, one for n-1 deselected inputs of an n input logic gate.
REFERENCES:
patent: 3958110 (1976-05-01), Hong et al.
patent: 4517672 (1985-05-01), Pfleiderer et al.
patent: 4625311 (1986-11-01), Fitzpatrick et al.
patent: 4672610 (1987-06-01), Salick
patent: 4780627 (1988-10-01), Illman
patent: 4930098 (1990-05-01), Allen
"Implementation of Diagnostics and Redundancy on a Programmable Logic Array", IBM T.D.B., vol. 28, No. 6, Nov. 1985, pp. 2371-2373.
Advanced Micro Devices , Inc.
Benman, Jr. William J.
Hudspeth David
LandOfFree
Method and apparatus for program verification of a field program does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for program verification of a field program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for program verification of a field program will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-240526