Testing embedded arrays

Details Testing embedded arrays Testing embedded arrays

1974-12-20

1976-06-01

Rolinec, R. V.

Electricity: measuring and testing

Plural, automatically sequential tests

235153AC, 235153AK, G01R 1512

Patent

active

039612520

ABSTRACT:
An LSI semiconductor device includes a memory array incorporating address and data registers, and associated combinatorial and or sequential logic circuitry. The array is "embedded" in the sense that the memory array is not directly accessible, either in whole or in part, from the input and output terminals or pads of the device. To facilitate testing, the address registers and data registers are converted to counters by the addition of an EXCLUSIVE OR circuit to two or more positions of the register. The address and data registers are stepped through all of their states. The data register counter outputs may then be compared with the array outputs, thereby allowing one to check address selection as well as the ability to write or read at each of the storage locations.

REFERENCES:
patent: 3387276 (1968-06-01), Reichow
patent: 3631229 (1971-12-01), Beas
patent: 3758761 (1973-09-01), Henrion

Affiliated with

Also associated with

Rating

Testing embedded arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testing embedded arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing embedded arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2404597