Virtual access cache protection bits handling method and apparat

Details Virtual access cache protection bits handling method and apparat Virtual access cache protection bits handling method and apparat

1996-03-07

1997-04-08

Coleman, Eric

Boots, shoes, and leggings

36424341, 3642466, 3642463, 364DIG1, 395472, 395800, G06F 1214

Patent

active

056196733

ABSTRACT:
A protection update buffer in conjunction with a cache memory that stores data, protection information and data line tags. The protection update buffer also stores cache address tags. By storing cache tags in the protection update buffer, the protection update buffer may alert the cache memory of lines that have had protection bits change. Also, by further storing data protection information in the protection update buffer, it is possible for the protection update buffer to provide correct protection information for cached data. If writing a tag and/or data protection information to the protection update buffer causes an overflow of the protection update buffer, then the associated cache is flushed and the entries of the protection update buffer are cleared.

REFERENCES:
patent: 4658356 (1987-04-01), Shiozaki
patent: 4890223 (1989-12-01), Cruess
patent: 5247648 (1993-09-01), Watkins
patent: 5263142 (1993-11-01), Watkins
patent: 5265227 (1993-11-01), Kohn
patent: 5307477 (1994-04-01), Taylor
patent: 5418927 (1995-05-01), Chang
patent: 5450563 (1995-09-01), Gregor

Affiliated with

Also associated with

Rating

Virtual access cache protection bits handling method and apparat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Virtual access cache protection bits handling method and apparat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual access cache protection bits handling method and apparat will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2402821