System for translating non-native instructions to native instruc

Details System for translating non-native instructions to native instruc System for translating non-native instructions to native instruc

1995-06-02

1997-04-08

Lim, Krisna

Boots, shoes, and leggings

36423222, 3642597, 3642599, 395380, 395391, G06F 930, G06F 9315

Patent

active

056196660

ABSTRACT:
A system and method for extracting complex, variable length computer instructions from a stream of complex instructions each subdivided into a variable number of instructions bytes, and aligning instruction bytes of individual ones of the complex instructions. The system receives a portion of the stream of complex instructions and extracts a first set of instruction bytes starting with the first instruction bytes, using an extract shifter. The set of instruction bytes are then passed to an align latch where they are aligned and output to a next instruction detector. The next instruction detector determines the end of the first instruction based on said set of instruction bytes. An extract shifter is used to extract and provide the next set of instruction bytes to an align shifter which aligns and outputs the next instruction. The process is then repeated for the remaining instruction bytes in the stream of complex instructions. The isolated complex instructions are decoded into nano-instructions which are processed by a RISC processor core.

REFERENCES:
patent: 3916388 (1975-10-01), Shimp et al.
patent: 4084235 (1978-04-01), Hirtle
patent: 4189768 (1980-02-01), Liptay et al.
patent: 4189772 (1980-02-01), Liptay et al.
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4317170 (1982-02-01), Wada et al.
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4456955 (1984-06-01), Yanagita et al.
patent: 4514803 (1985-04-01), Agnew et al.
patent: 4569016 (1986-02-01), Hao et al.
patent: 4587612 (1986-05-01), Fisk et al.
patent: 4654781 (1987-03-01), Schwartz et al.
patent: 4739471 (1988-04-01), Baum et al.
patent: 4771376 (1988-09-01), Kamiya
patent: 4814976 (1989-03-01), Hansen et al.
patent: 4992931 (1991-02-01), Hirasawa
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5133072 (1992-07-01), Buzbee
patent: 5148528 (1992-09-01), Fite et al.
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5193206 (1993-03-01), Mills
"High Performance Dual Architecture Processor"; IBM TDB pp. 231-234; vol. 36, No. 02, Feb. 1993.
Faix et al., "Combined Macro/Micro Program Machine", IBM Technical Disclosure Bulletin, vol. 14, No. 1, p. 298, Jun. 1971.
Patent Abstracts of Japan, vol. 009, No. 006 (P-326), Jan. 11, 1985.
S. Ohr, "Superlong Instructions Help Supermini Refine Number Crunching", Electronic Design, vol. 33, No. 26, pp. 41-43, Nov. 1985.
McNeley et al., "Emulating a Complex Instruction Set Computer with a Reduced Instruction Set Computer", IEEE Micro, vol. 7, No. 1, pp. 60-71, Feb. 1987.
J. Wharton, "Parallel 486 Pipelines Produce Peak Processor Performance," Microprocesor Report, v3 n6 p13(5), Jun. 1989.
S. Garth, "Combining RISC and CISC in PC Systems," IEEE, pp. 10/1-10/5.
i486.TM. Microprocessor Programmer's Reference Manual, Order No. 240486, Intel Corporation, Santa Clara, California, 1990.
i486.TM. Microprocessor Hardware Reference Manual, Order No. 240552, Intel Corporation, Santa Clara, California, 1990.
J. Hennessy et al., Computer Architecture - A Quantitative Approach, Morgan Kaufman Publishers, Inc., San Mateo, California, 1990.
J. Crawford, "The Execution Pipeline of the Intel i486.TM. CPU," IEEE, pp. 254-258, Feb. 26 - Mar. 2, 1990.
M. Johnson, Superscalar Microprocessor Design, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1991.
S. Heath, "Architecture Considerations for a M88000 Superscalar RISC Processor," IEEE, London, England, pp. 1-6, Nov. 4, 1991.
Patent Abstracts of Japan, vol. 017, No. 082 (P-1489), Feb. 18, 1993.
Patent Abstracts of Japan, vol. 017, No. 084 (P-1490), Feb. 19, 1993.

Affiliated with

Also associated with

Rating

System for translating non-native instructions to native instruc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for translating non-native instructions to native instruc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for translating non-native instructions to native instruc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2402755