High speed dynamic binary incrementer

Details High speed dynamic binary incrementer High speed dynamic binary incrementer

1994-10-14

1997-04-08

Mai, Tan V.

Boots, shoes, and leggings

G06F 750

Patent

active

056194412

ABSTRACT:
A high speed dynamic binary incrementer is provided that requires only two stages regardless of the bit width of the incrementer. The binary incrementer utilizes the inverse of logical carry expressions to provide for a first stage. A sum stage receives the inverted carry and the input signals to provide the incremented value. Dynamic wired OR Logic is utilized advantageously to provide the dynamic binary incrementer.

REFERENCES:
patent: B560488 (1976-03-01), Kihara
patent: 3805045 (1974-04-01), Larsen
patent: 3987291 (1976-10-01), Gooding et al.
patent: 3989940 (1976-11-01), Kihara
patent: 4084254 (1978-04-01), Birney et al.
patent: 4110832 (1978-08-01), Leininger et al.
patent: 4153939 (1979-05-01), Kudou
patent: 4417315 (1983-11-01), Russell
patent: 4417316 (1983-11-01), Best
patent: 4700325 (1987-10-01), Ware
patent: 4853887 (1989-08-01), Jutand et al.
patent: 4905180 (1990-02-01), Kumar
patent: 4982352 (1991-01-01), Taylor et al.
patent: 5018093 (1991-05-01), Shih
patent: 5027310 (1991-06-01), Dalrymple
patent: 5041742 (1991-08-01), Carbonaro
patent: 5095458 (1992-03-01), Lynch et al.
patent: 5278783 (1994-01-01), Edmondson
patent: 5299319 (1994-03-01), Vassiliadis et al.
patent: 5384724 (1995-01-01), Jagini
Elliott, "Increment-Decrement Logic", IBM Tech. Discl. Bull. vol. 11, No. 3, Aug. 1968, pp. 297-298.
Miranker, "High-Speed Incrementer Using Transfer Gates," IBM Tech. Discl. Bull., vol. 25, No. 1, Jun. 1982, pp. 75-76.
"FET DRAM Look-Ahead Address Incrementor", IBM Tech. Discl. Bull. vol. 28, No. 1, Jun. 1985, pp. 71-73.
"Parallel-Array Incrementing Network", IBM Tech. Discl. Bull. vol. 27 No. 11, Apr. 1985, pp. 6450-6453.
IBM Technical Disclosure Bulletin, vol. 28, No. 1, Jun., 1985, pp. 71-73.
IBM Technical Disclosure Bulletin, vol. 28, No. 2, Jul., 1985, pp. 741-742.
T.Keung, G.A. Suarez, "Pipelining of Floating Point Multiply Unit With Common Input/Output", IBM Tech. Disc. Bull., vol. 30, No. 9, Feb. 1988, pp. 315-319.
O.O. Awsienko, D.D. Cocanougher, P.P. Nahata, "Lookahead Carry Select Adder for High Performance Computer Processors", IBM Tech. Disc. Bull., vol. 10, No. 10, Mar. 1988, pp. 331-334.
J.E. Phillips, S. Vassiliadis, "Adder Designs Suitable for Custom Implementation" IBM Tech.Discl. Bull., vol. 34, No. 8, Jan. 1992, pp. 261-262.
R.C. Wong, "Fast Carry Computation with Cascade Circuits", IBM Tech. Disc. Bull., vol. 31, No. 5, Oct. 1988, pp. 387-391.
D.W. Finney, "Passive Divide Lookahead Circuit", IBM Tech. Disc. Bull., vol. 25, No. 10, Mar. 1983, pp. 5206-5209.
S.A. Hallman, "Error Checking for a Full Carry Look-Ahead Adder" IBM Tech. Disc. Bull., vol. 27, No. 10B, Mar. 1985, pp. 6241-6248.
D.W. Finney, "Carry Propagate for Carry Save Adder", IBM Tech. Disc. Bull., vol. 25, No. 8, Jan. 1983, pp. 4282-4284.

Affiliated with

Also associated with

Rating

High speed dynamic binary incrementer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed dynamic binary incrementer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed dynamic binary incrementer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2401424