Boots – shoes – and leggings
Patent
1995-05-04
1997-04-08
Teska, Kevin J.
Boots, shoes, and leggings
G01B10180
Patent
active
056194200
ABSTRACT:
A semiconductor cell layout definition is used to define a semiconductor cell during a layout process of an integrated circuits. The semiconductor cell performs a logical function which is implemented by one or more interconnected transistors. The cell layout definition includes a layout pattern of the interconnected transistors, a transistor width input variable, a cell loading input variable and geometry data for the interconnected transistors. The geometry data for at least one of the transistors is a function of the transistor width input variable. The cell layout definition further includes a propagation delay which is a function of the transistor width and the cell loading input variables. The transistor width input variable allows the widths of the transistors in the cell to be optimized during the layout process to reduce timing violations and minimize power consumption.
REFERENCES:
patent: 4024561 (1977-05-01), Ghatalia
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5079717 (1992-01-01), Miwa
patent: 5235521 (1993-08-01), Johnson et al.
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5477467 (1995-12-01), Rugg
patent: 5500805 (1996-03-01), Lee et al.
Fiul Dan
LSI Logic Corporation
Teska Kevin J.
LandOfFree
Semiconductor cell having a variable transistor width does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor cell having a variable transistor width, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor cell having a variable transistor width will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2401303