1991-09-30
1993-01-05
Atkinson, Charles E.
Excavating
365200, 371 401, G06F 1110
Patent
active
051777436
ABSTRACT:
In a read only semiconductor memory, signal lines such as data lines are subjected to an undesired parasitic capacitance which restricts the signal changing rate along the lines. The parasitic capacitance which is driven by a memory cell will become increasingly higher as the memory capacity is increased. According to the present invention, a differential sense amplifier is used to amplify the data signals which are read out of the memory cell. At the same time, a dummy cell is used to generate a reference potential which is to be referred to by the differential sense amplifier. In particular, a dummy cell arrangement is provided wherein each dummy cell includes at least two series-connected semiconductor elements to provide a predetermined dummy cell conductance to establish a reference value. Another aspect of the invention lies in the use of column switches between a common data line and data lines of the memory arrays for coupling only one data line at a time through the column switch to the sense amplifier. In addition, a built-in error-correcting-code circuit is provided which operates in conjunction with a selecting circuit so that memory cells delivering a predetermined set of data are spaced apart from one another by at least predetermined distances to reduce the likelihood of errors from immediately adjacent memory cells.
REFERENCES:
patent: 3644902 (1972-02-01), Beausoleil
patent: 3812336 (1974-05-01), Bossen et al.
patent: 3920976 (1975-11-01), Christensen et al.
patent: 4006467 (1977-02-01), Bowman
patent: 4345328 (1982-08-01), White
patent: 4453248 (1984-06-01), Ryan
patent: 4461001 (1984-07-01), Bossen et al.
patent: 4489403 (1984-12-01), Bond
patent: 4506364 (1985-03-01), Aichelmann, Jr. et al.
patent: 4612640 (1986-09-01), Mehrota et al.
patent: 4615030 (1986-09-01), Kumagai
Srini, Fault Location in a Semiconductor Random-Access Memory Unit, IEEE Trans. on Computers, vol. C-27, No. 4, Apr. 1978, pp. 349-358.
Singh et al., Distributed Permutation Logic for Fault-Tolerant Memories, IBM Tech. Discl. Bulletin, vol. 26, No. 6, Nov. 1983, pp. 2755-2756.
Konemann et al., Built-In Test for Complex Digital Integrated Circuits, IEEE Journal of Solid-State Circuits, vol. SC-15, No. 3, Jun. 1980, pp. 315-319.
Sakai Osamu
Shinoda Takashi
Atkinson Charles E.
Hitachi , Ltd.
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2396137