Boots – shoes – and leggings
Patent
1993-01-07
1994-12-20
Harvey, Jack B.
Boots, shoes, and leggings
395725, 364DIG1, 3642281, 364229, 364230, 3642301, 3642426, 364243, 36424341, 3642435, 3642443, 3642461, 36424612, 364247, 3642477, G06F 1318
Patent
active
053752236
ABSTRACT:
In a multiprocessor system, a plurality of data processors are each equipped with a local, level 1, cache and have access to a main memory through memory access circuit having a level 2 cache and a single register arbiter. The single register includes a primary queue defining priority of requests from the plurality of processors and a secondary queue defining processor requiring access to main memory. The register contains one position for each of the processors served and employs a pointer for demarcation between the primary and secondary queues. When a request is detected, the highest priority processor in the primary queue is served and when the requested memory address is in the level 2 cache, it will be retrieved and the identity of the served processor will be moved to the low end of the primary queue as defined by the pointer. In the event that a main memory access is required, a MISS window is opened and the identity of the requesting processor is entered at the low end of the queue and the pointer is incremented thereby increasing the length of the secondary queue and reducing the length of the primary queue. When the MISS window closes, the pointer is decremented, thereby moving the identity of the served processor from the high end of the secondary queue to the low end of the primary queue.
REFERENCES:
patent: 4225922 (1980-09-01), Porter
patent: 4323968 (1982-04-01), Capozzi
patent: 4425615 (1984-01-01), Swenson et al.
patent: 4488218 (1984-12-01), Grimes
patent: 4633387 (1986-12-01), Hartung et al.
patent: 4707784 (1987-11-01), Ryan et al.
patent: 4807110 (1989-02-01), Pomerene et al.
patent: 4858108 (1989-08-01), Ogawa et al.
patent: 4958277 (1990-09-01), Hill et al.
patent: 4965716 (1990-10-01), Sweeney
patent: 4992930 (1991-02-01), Gilfeather
patent: 5023776 (1991-06-01), Gregor
patent: 5151994 (1992-09-01), Wille et al.
patent: 5265223 (1993-11-01), Brockmann et al.
patent: 5265257 (1993-11-01), Simcoe et al.
Meyers Steven D.
Ngo Hung C.
Schwartz Paul R.
Augspurger Lynn L.
Harvey Jack B.
International Business Machines - Corporation
Sheikh Ayaz R.
Visserman Peter
LandOfFree
Single register arbiter circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single register arbiter circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single register arbiter circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2390493