1997-12-17
1999-12-28
Downs, Robert W.
G06F 9445
Patent
active
06009270&
ABSTRACT:
A processor provides trace synchronization information to ensure that address information for reconstructing instruction execution flow is provided in trace records with sufficient frequency. A trace record is provided for instructions that change the program flow such as conditional branches. However, target address information is not provided in the trace record for such instructions as conditional branches, only an indication of whether the branch was taken. Target address information is provided, however, for those instructions in which the target address is in some way data dependent. The processor determines whether each trace record includes address information. Each trace entry providing address information causes a counter to be reloaded to a predetermined value which is the desired maximum number of trace records generated before current program address information is provided. The counter counts each trace record produced which does not include address information. When the count of such trace records reaches the predetermined number, trace logic provides the current program address as a trace entry, thereby providing trace synchronization information.
REFERENCES:
patent: 3707725 (1972-12-01), Delheim
patent: 4462077 (1984-07-01), York
patent: 4598364 (1986-07-01), Gum et al.
patent: 5058114 (1991-10-01), Kuboki et al.
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5357626 (1994-10-01), Johnson et al.
patent: 5371689 (1994-12-01), Tatsuma
patent: 5491793 (1996-02-01), Somasundaram et al.
patent: 5642479 (1997-06-01), Flynn
patent: 5764885 (1998-06-01), Sites et al.
patent: 5774708 (1998-06-01), Klingler
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5848264 (1998-12-01), Baird et al.
O'Farrell, Ray, "Choosing a Cross-Debugging Methodology", Embedded Systems Programming, Aug. 1997, pp. 84-89.
Ganssle, Jack G., "Vanishing Visibility, Part 2", Embedded Systems Programming, Aug. 1997, pp. 113-115.
Ojennes, Dan, "Debugging With Real-Time Trace", Embedded Systems Programming, Aug. 1997, pp. 50-52, 54, 56, and 58.
Revill, Geoff, "Advanced On-chip Debug for ColdFire Developers", Embedded System Engineering, Apr./May 1997, pp. S2-S4.
Larus, James R., Efficient Program Tracing, 8153 Computer, No. 5, May 26, 1993, Los Alamitos, CA, pp. 52-61.
Advanced Micro Devices, "Am29040.TM. Microprocessor User's Manual--29K Family", Advanced Micro Devices, Inc. 1994, pp. 12-1 through 12-26.
IBM Technical Disclosure Bulletin "Tailorable Embedded Event Trace", vol. 34, No. 7B, Dec. 1991, pp. 259-261.
Intel "Pentium.TM. Processor User's Manual vol. 3: Architecture and Programming Manual", 1994, pp. 17-1 thru 17-9.
K5 HDT, e-mail describing K5 HDT, Jan. 11, 1997, pp. 1-6.
Motorola "CPU32 Reference Manual", pp. 7-1 thru 7-13 (admitted prior to Apr. 8, 1997).
Motorola "MEVB Quick Start Guide", pp. 3-5 thru 7-2 (admitted prior to Apr. 8, 1997).
Source: New release, Title: New MC68HC11 Development System Announced, AN: 87:262541 Prompt, Oct. 1, 1987.
Source: New release, Title: Huntsville microsystems exhibits new in-circuit emulator for Motorola 68360 Mecroprocessors, AN: 93:26685 Prompt, Jun. 30, 1993.
Advanced Micro Devices , Inc.
Chaudhuridas Chameli
Downs Robert W.
LandOfFree
Trace synchronization in a processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trace synchronization in a processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trace synchronization in a processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2388693