Fishing – trapping – and vermin destroying
Patent
1992-12-21
1994-12-20
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 60, 437919, H01L 2170, H01L 2700
Patent
active
053745779
ABSTRACT:
A method for fabricating DRAM capacitors is described. Field effect devices are foraged in the silicon substrate. A first oxide layer is formed over the device and field oxide areas. The capacitors are formed by first depositing a heavily doped silicon layer over the device and field oxide areas. Then forming openings to the desired source/drain structures by etching through the silicon layer, and first oxide layers, wherein the opening extends over a portion of the gate electrode polysilicon layer of the gate structure and the field oxide areas. An undoped polysilicon layer is deposited over the openings to the source/drain structures. Patterning anisotropically the silicon and molysilicon layers so as to have their remaining portions over the planned capacitor areas, and wherein a portion of the heavily doped silicon layer remains over both the portion of the polysilicon gate electrode of the gate structure and the field oxide areas. Then completely removing by selective etching the portion of heavily doped silicon layer using phosphoric acid at a temperature greater than 140.degree. C. to create an undercut of the undoped polysilicon layer over both the portion of the polysilicon gate electrode of the gate structure and the field oxide areas and to construct the bottom storage node electrode of the desired capacitor. The capacitor is then completed.
REFERENCES:
patent: 4977102 (1990-12-01), Ema
patent: 5053351 (1991-10-01), Fazan et al.
patent: 5071783 (1991-12-01), Taguchi et al.
patent: 5155056 (1992-10-01), Jeong-Gyoo
patent: 5155657 (1992-10-01), Oehrlein et al.
patent: 5180683 (1993-01-01), Wakamiya et al.
patent: 5212916 (1992-06-01), Tseng
patent: 5215930 (1993-06-01), Lee et al.
Chaudhuri Olik
Industrial Technology Research Institute
Saile George O.
Tsai H. Jey
LandOfFree
Polysilicon undercut process for stack DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polysilicon undercut process for stack DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polysilicon undercut process for stack DRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2385978