Computer graphics processing and selective visual display system – Computer graphics processing – Three-dimension
Patent
1997-08-01
1999-12-28
Nguyen, Phu K.
Computer graphics processing and selective visual display system
Computer graphics processing
Three-dimension
345418, G06T 1500
Patent
active
060088133
ABSTRACT:
Apparatus is provided to enable real-time volume rendering on a personal computer or a desktop computer in which a technique involving blocking of voxel data organizes the data so that all voxels within a block are stored at consecutive memory addresses within a single memory model, making possible fetching an entire block of data in a burst rather than one voxel at a time. This permits utilization of DRAM memory modules which provide high capacity and low cost with substantial space savings. Additional techniques including sectioning reduces the amount of intermediate storage in a processing pipeline to an acceptable level for semiconductor implementation. A multiplexing technique takes advantage of blocking to reduce the amount of data needed to be transmitted per block, thus reducing the number of pins and the rates at which data must be transmitted across the pins connecting adjacent processing modules with each other. A mini-blocking technique saves the time needed to process sections by avoiding reading entire blocks for voxels near the boundary between a section and previously processed sections.
REFERENCES:
patent: 5201035 (1993-04-01), Stytz et al.
patent: 5381518 (1995-01-01), Drebin et al.
patent: 5467459 (1995-11-01), Alexander et al.
patent: 5594842 (1997-01-01), Kaufman et al.
patent: 5644689 (1997-07-01), Ban et al.
patent: 5734384 (1998-03-01), Yanof et al.
patent: 5751928 (1998-05-01), Bakalash
patent: 5756354 (1998-05-01), Tzidon et al.
patent: 5760781 (1998-06-01), Kaufman et al.
patent: 5781194 (1998-07-01), Ponomarev et al.
patent: 5831623 (1998-11-01), Negishi et al.
A. Mammen; "Transparency and Antialiasing Algorithms Implemented with the rtual Pixel Maps Technique"; IEEE Computer Graphics & Applications, Jul., 1989; pp. 43-55.
J. Lichtermann; "Design of a Fast Voxel Processor for Parallel Volume Visualization"; pp. 83-92.
R. Drebin et al.; "Volume Rendering"; Computer Graphics, vol. 22 No. 4, Aug., 1998; pp. 65-74.
D. Voorhies et al.; "Virtual Graphics"; Computer Graphics, vol. 22 No. 4, Aug., 1988; pp. 247-253.
David Phillips; "The Z80000 Microprocessor"; IEEE Micro; vol. 5, No. 6, Dec. 1985, pp. 23-36.
Anido et al.; "The Architecture of Rig: A Risc for Image Generation in a Multi-Microprocessor Environment"; Microprocessing and Microprogramming; vol. 24, No. 1-05, Aug., 1988; pp. 581-588.
Pfister et al.; "Cube-4--A Scalable Architecture for Real-Time Volume Rendering"; Proceedings of the 1996 Symposium on Volume Visualization; Oct., 1996, pp. 47-54.
Lauer Hugh C.
Osborne Randy B.
Pfister Hanspeter
Brinkman Dirk
Mitsubishi Electric Information Technology Center America Inc.
Nguyen Phu K.
Vo Cliff N.
LandOfFree
Real-time PC based volume rendering system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Real-time PC based volume rendering system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real-time PC based volume rendering system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2385717