Boots – shoes – and leggings
Patent
1990-10-17
1995-04-04
Trans, Vincent N.
Boots, shoes, and leggings
364489, 364488, G06F 1560
Patent
active
054043107
ABSTRACT:
Disclosed is an apparatus for power-source wiring design of semiconductor integrated circuits including a theoretical lattice setting device for setting lattice to divide the surface of a semiconductor substrate sectional regions, an extracting device for extracting electric characteristics of each sectional region, and an operation device for obtaining circuit characteristics of each sectional region. Also disclosed is an apparatus for power-source wiring design of semiconductor integrated circuits comprising a trial circuit generating device for generating a circuit model of power-source.ground wiring of a semiconductor integrated circuit on trial, an analysis device for analyzing electric characteristics of each sectional region of the circuit model, and a comparison device for comparing the analysis result of electric characteristics obtained by the analysis device to the circuit model with an analysis result of electric characteristics previously obtained by the analysis device to a circuit model previously obtained, and estimating the former analysis result, and an improving plan generating device for generating information of a plan to improve the circuit model preferably in accordance with the comparison estimation result by the comparison device, and giving the information to the trial circuit generating device.
REFERENCES:
patent: T940015 (1975-11-01), Ho et al.
patent: 3683417 (1972-08-01), Gummel
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4802099 (1989-01-01), Logue
patent: 4811237 (1989-03-01), Putatunda et al.
patent: 4827428 (1989-05-01), Dunlop et al.
"Electrical Optimization of PLAs" by Hedlund, IEEE 22nd Design Automation Conf., 1985, pp. 681-686.
"Analytical Power/Timing Optimization Technique for Digital System" by Ruehli et al., IEEE 14th Design Automation Conf., 1977, pp. 142-146.
"LAS: Layout Pattern Analysis System with New Approach" by Okamura et al., IEEE 1982, pp. 308-311.
"EXCL: A Circuit Extractor for IC Designs" by S.P. McCormick, IEEE 21st Design Automation Conf., 1984, pp. 616-623.
Chennel Routing in a General Cell Environment, U. Lauther, Proc. IFIP TC10/WG 10.5 (VLSI 85) pp. 389-399.
Calahan, "Computer Aided Network Design", McGraw-Hill 1972.
C. Mead and L. Conway, "Introduction to VLSI Systems", Addison-Wesley, 1990.
N. Weste & K. Eshraghian, "Principles of CMOS Design: A Systems Perspective", Addison-Wesley, 1985.
Hori and Wamura, "Switching Probability of Logic Circuits", Japan Meeting 2/67 of Electronic Communication Meeting '60.
Rothermel and Mlynski, "Computation of Power Supply Nets in VLSI Layout", 18th Design Automation Conference3, 1981.
Syed and Gamal, "Single Layer Routing of Power and Ground Networks in Integrated Circuits", Journal of Digital Systems, vol. VI, No. 1, 1982.
Xiong and Kuh, "The Scan Line Approach to Power and Ground Routing", Electronics Research Laboratory, University of California, 1986.
Haruyama and Fussell, "A New Area-Efficient Power Routing Algorithm for VLSI Layout", Department of Computer Science, The University of Texas at Austin, 1987.
Chowdhury and Breuer, "Minimal Area Design of Power/Ground Nets Having Graph Topologies", IEEE Transactions on Circuits and Systems, vol. CAS-34, No. 12, Dec. 1987.
Dutta and Marek-Sadowska, "Automatic Sizing of Power/Ground (P/G) Networks in VLSI", 26th ACM/IEEE Design Automation Conference.
Erhard and Johannes, "Area Minimization of IC Power/Ground Nets by Topology Optimization", VLSI 91.
Kabushiki Kaisha Toshiba
Trans Vincent N.
LandOfFree
Method and apparatus for power-source wiring design of semicondu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for power-source wiring design of semicondu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for power-source wiring design of semicondu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2383902