Electrical transmission or interconnection systems – Personnel safety or limit control features – Interlock
Patent
1992-11-06
1994-06-28
Wambach, Margaret R.
Electrical transmission or interconnection systems
Personnel safety or limit control features
Interlock
307353, 307360, 307362, H03K 5159
Patent
active
053249950
ABSTRACT:
A high frequency sampling receiver circuit receives an analog input signal that is to be compared with a multiplicity of reference voltages. The receiver circuit includes a multiplicity of parallel sample and hold circuits, each having a respective sampling transistor connected between a respective sample holding node and a common input terminal. The receiver circuit is coupled to an array of comparator circuits, where each comparator has one input connected to one of the sample holding nodes and a second input connected to one of a sequence of reference voltages. A bias voltage circuit applies respective bias voltages to each of the sampling transistors such that the difference between the bias voltage of each sampling transistor and the reference voltage used by the corresponding comparator is approximately the same for all the sample and hold circuits. As a result, the resistance of the sampling transistors are all approximately equal for the input signal voltage range in which each sampling transistor is near its comparison point. The bias voltage circuit includes a resistive ladder circuit for generating the respective bias voltages such that the voltage difference between neighboring pairs of the bias voltages is equivalent to the voltage difference between corresponding pairs of the reference voltages.
REFERENCES:
patent: 3187325 (1965-06-01), Waldhauer et al.
patent: 4297679 (1981-10-01), Arbel et al.
IEEE Transaction on Nuclear Science, vol NS-28, No. 1 Feb. 1981, "MSHAM-A multi-hit sample and hold multiplexer" Bernstein 359-363.
"A High-Speed 8 Bit A/D Converter Based on a Gray-Code Multiple Folding Circuit"; U. Fiedler et al.; IEEE Journal of Solid-State Circuits, vol. SC-14, No. 3, Jun. 1979; pp. 547-551.
"A Monolithic 8-Bit Video A/D Converter"; R. Van de Grift et al.; IEEE Journal of Solid-State Circuits, vol. SC-19, No. 3, Jun. 1984; pp. 374-378.
"An 8-bit Video ADC Incorporating Folding and Interpolation Techniques"; R. Van de Grift et al.; IEEE Journal of Solid-State Circuits, vol. SC-22, No. 6, Dec. 1987; pp. 944-953.
National Semiconductor Corporation
Wambach Margaret R.
LandOfFree
Sample and hold voltage receiver having reduced harmonic distort does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sample and hold voltage receiver having reduced harmonic distort, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sample and hold voltage receiver having reduced harmonic distort will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2379255