MOS Capacitive bootstrapping trigger circuit for a clock generat

Details MOS Capacitive bootstrapping trigger circuit for a clock generat MOS Capacitive bootstrapping trigger circuit for a clock generat

1981-04-22

1984-02-14

Anagnos, Larry N.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307578, 307583, H03K 1712, H03K 19096, H03K 5135

Patent

active

044319274

ABSTRACT:
A trigger circuit is described for use in an MOS clock generator. The clock generator is the type which uses a conventional double bootstrapping circuit coupled to a control transistor to develop a high level clock output signal. The trigger circuit preconditions the control transistor to facilitate proper bootstrapping operation. Included in the trigger circuit is a plurality of interconnected transistors which respond to a pre-charge signal and then a warmup signal for turning the control transistor off and then for establishing selected potentials at the electrodes of the control transistor to precondition it for bootstrapping. In response to a subsequent trigger signal, the trigger circuit enables the control transistor for developing a high level clock output signal.

REFERENCES:
patent: 3601637 (1971-08-01), Spence
patent: 3714466 (1973-01-01), Spence
patent: 3778784 (1973-12-01), Karp et al.
patent: 3889135 (1975-06-01), Nomiya et al.

Affiliated with

Also associated with

Rating

MOS Capacitive bootstrapping trigger circuit for a clock generat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MOS Capacitive bootstrapping trigger circuit for a clock generat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS Capacitive bootstrapping trigger circuit for a clock generat will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2376998