Static information storage and retrieval – Addressing
Patent
1982-03-09
1985-07-30
Fears, Terrell W.
Static information storage and retrieval
Addressing
365189, G11C 1140
Patent
active
045326134
ABSTRACT:
In a semiconductor memory device including an output buffer circuit receiving data signals read out from a memory cell array, an output stage MOS transistor being turned ON and OFF according to the output signals of the output buffer circuit, and an output buffer enable (OBE) signal generator circuit for generating an OBE signal which is used as the voltage supply to the output stage of the output buffer circuit, a V.sub.BS voltage generator circuit is provided for generating a voltage V.sub.BS higher than the voltage source V.sub.CC preceding the rising up of the OBE signal, which voltage V.sub.BS is used as a voltage supply to the output stage of the OBE signal generator circuit, whereby the OBE signal is formed as a voltage waveform which rises rapidly up to a level higher than the voltage source V.sub.CC.
REFERENCES:
patent: 4176289 (1979-11-01), Leach et al.
Nakano Tomio
Ohira Tsuyoshi
Takemae Yoshihiro
Fears Terrell W.
Fujitsu Limited
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2376840