Method and apparatus for performing bus transactions in a comput

Details Method and apparatus for performing bus transactions in a comput Method and apparatus for performing bus transactions in a comput

1993-06-30

1996-10-22

Lane, Jack A.

395292, G06F 300

Patent

active

055686206

ABSTRACT:
A method and apparatus of performing bus transactions on the external bus of the computer system. The present invention includes a method and apparatus for permitting out-of-order replies in a pipelined bus system. The out-of-order responses include the sending of tokens between both the requesting agents and the responding agents in the computer system without the use of dedicated token buses.

REFERENCES:
patent: 4181974 (1980-01-01), Lemay et al.
patent: 4488232 (1984-12-01), Swaney et al.
patent: 4841436 (1989-06-01), Asano et al.
patent: 5006982 (1991-04-01), Ebersole et al.
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5235684 (1993-08-01), Becker et al.
Popescu, Val; Schultz, Merle; Spracklen, John; Gibson, Gary; Lightner, Bruce; Isaman, David, "The Metaflow Architecture", IEEE Micro, Jun. 1991, page Nos. 10-13 and 63-73.

Affiliated with

Also associated with

Rating

Method and apparatus for performing bus transactions in a comput does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for performing bus transactions in a comput, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing bus transactions in a comput will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2366856