Boots – shoes – and leggings
Patent
1996-11-26
1997-10-07
Ngo, Chuong D.
Boots, shoes, and leggings
364749, 395375, G06F 738, G06F 752, G06F 930
Patent
active
056755260
ABSTRACT:
A processor. The processor includes a decoder being coupled to receive a control signal. The control signal has a first source address, a second source address, a destination address, and an operation field. The first source address corresponds to a first location. The second source address corresponds to a second location. The destination address corresponds to a third location. The operation field indicates that a type of packed data multiply operation is to be performed. The processor further includes a circuit being coupled to the decoder. The circuit is for multiplying a first packed data being stored at the first location with a second packed data being stored at the second location. The circuit is further for communicating a corresponding result packed data to the third location.
REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4760545 (1988-07-01), Inagami
patent: 4771379 (1988-09-01), Ando et al.
patent: 4953119 (1990-08-01), Wong et al.
patent: 4985848 (1991-01-01), Pfeiffer et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5001662 (1991-03-01), Baum
patent: 5095457 (1992-03-01), Jeong
patent: 5187679 (1993-02-01), Vassiliadis et al.
patent: 5363322 (1994-11-01), Gergen et al.
MC88110 Second Generation RISC Microprocessor User's Manual, Motorola Inc. (1991).
R. B. Lee, Accelerating Multimedia With Enhanced Microprocessors, IEEE Micro (Apr. 1995), pp. 22-32.
Sun Microsystems, Inc., SPARC Technology Business Ultra SPARC, UltraSPARC Multimedia Capabilities On-Chip Support for Real-Time Video and Advanced Graphics, Sep. 1994 8 pages.
Microprocessor Report, Linley Gwennap, New PA-RISC Processor Decodes MPEG Video: HP's PA-7100LC Uses New Instructions to Eliminate Decoder Chip, Jan. 24, 1994, pp. 16-17.
MC88110 Programmer's Reference Guide, pp. 1-4 (Jan. 1992).
INTEL i750, i860TM, i960 Processors and Related Products pp. 1-3 (1993).
MOTOROLA Semiconductor Technical Data, Errata to MC88110 Second Generation RISC Microprocessor User's Manual, Motorola, Inc. 1992, pp. 1-11.
"Philips Hopes to Displace DSPs with VLIW", B, Case, 1994.
"TMS320C2X User's Guide", pp. 3-2 -3-34; 4-1 -4-151, Texas Instruments, 1993.
"New PA-RISC Processor Decodes MPEG Video", pp. 16-17, L. Gwennap, 1994.
"A Single Chip Digital Processor for Voiceband", Y. Kawakami, pp. 40-41, 1980.
"Graphics Processing with the 88110 Second Generation RISC", pp. 169-174, J. Shipnes, 1992.
"Errata to MC88110 . . . ", pp. 1-11, Motorola Inc 1992.
"i860 Microprocessor Family Programmer's Ref. Manual", Ch. 1, 3, 8, 12, Intel Corp. 1992.
"Pentium Processor User's Manual, vol. 3: Arch. & Prog . . . ", Ch 1, 3, 4, 6, 8, 18, Intel 1993.
"i860 Microprocessor Architecture", Ch. 6, 7, 8, 10, 11, Margulis, 1990.
Eitan Benny
Mennemeier Larry M.
Mittal Millind
Peleg Alexander
Yaari Yaakov
Intel Corporation
Ngo Chuong D.
LandOfFree
Processor performing packed data multiplication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor performing packed data multiplication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor performing packed data multiplication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2362570