Method for forming dielectrically isolated transistor

Details Method for forming dielectrically isolated transistor Method for forming dielectrically isolated transistor

1989-08-02

1990-05-08

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437 62, 437 89, H01L 2182

Patent

active

049238264

ABSTRACT:
A method for forming dielectrically isolated devices comprises forming a first insulating layer on a flat monocrystalline surface of a silicon wafer. A plurality of active regions is defined on the surface using existing manufacturing masks. Portions of the insulating layer not included in the device regions are removed, leaving apertures. Silicon is epitaxially deposited within the apertures and over the first insulating layer so as to form a continuous monocrystalline layer. The surface of the monocrystalline is oxidized. The resulting oxide is then removed, thereby exposing the surface of the monocrystalline layer having its thickness reduced. A second insulating layer is formed over the monocrystalline layer, and a layer of silicon nitride is deposited over the second insulating layer. The plurality of active regions is defined on the layer of silicon nitride, again using existing manufacturing masks. Portions of the silicon nitride layer and the second insulating layer not included within the active regions are removed. Portions of the monocrystalline silicon layer thus exposed are oxidized to form oxide-isolated island portions of the monocrystalline silicon layer. The remaining portions of the silicon nitride and the second insulating layer are removed and devices are formed in the island portions.

REFERENCES:
patent: 3689357 (1972-09-01), Jordan
patent: 3938176 (1976-02-01), Sloan, Jr.
patent: 4482422 (1984-11-01), McGinn et al.
patent: 4530149 (1985-07-01), Jastrzebski et al.
patent: 4549926 (1985-10-01), Corboy, Jr. et al.
patent: 4554570 (1985-11-01), Jastrzebski et al.
patent: 4557794 (1985-12-01), McGinn et al.
patent: 4566025 (1986-01-01), Jastrzebski et al.
patent: 4578142 (1986-03-01), Corboy, Jr. et al.
patent: 4586240 (1986-05-01), Blackstone et al.
patent: 4592792 (1986-06-01), Corboy, Jr. et al.
patent: 4615762 (1986-10-01), Jastrzebski et al.
patent: 4619033 (1986-10-01), Jastrzebski
patent: 4685199 (1987-08-01), Jastrzebski
patent: 4698316 (1987-10-01), Corboy, Jr. et al.
patent: 4704186 (1987-11-01), Jastrzebski
"Low-Threshold Low-Power CMOS/SOS for High-Frequency Counter Applications", A. C. Ipri et al., IEEE Journal of Solid-State Circuits, vol. SC-11, No. 2, Apr. 1976, pp. 329-336.

Affiliated with

Also associated with

Rating

Method for forming dielectrically isolated transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming dielectrically isolated transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming dielectrically isolated transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2349091