Method of manufacture of high coupling ratio flash memory cell

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 48, 257316, H01L 218747

Patent

active

054808197

ABSTRACT:
A process of fabricating an array of floating gate memory devices on a substrate comprises forming elongated spaced apart parallel ion implanted field implant regions in the substrate, forming elongated spaced apart parallel buried bit lines in the substrate orthogonally directed relative to the field implant regions, forming field oxide regions over the buried bit lines and field implant regions, and growing a silicon dioxide gate oxide layer having a thickness of from approximately 80 .ANG. to approximately 300 .ANG. between the field oxide regions, forming a plurality of first gate members from a first layer of polysilicon, the first gate members being disposed over the gate oxide layer, forming a layer of interpolysilicon dielectric over the first gate members having a thickness of approximately 150 .ANG., forming elongated second gate members from a second layer of polysilicon over the layer of interpolysilicon dielectric and over the first gate members, the second gate members extending generally perpendicular to buried bit lines.

REFERENCES:
patent: 4780424 (1988-10-01), Holler et al.
patent: 5147813 (1992-09-01), Woo
patent: 5196361 (1993-03-01), Ong et al.
patent: 5256584 (1993-10-01), Hartmann
patent: 5268318 (1993-12-01), Harari
patent: 5270226 (1993-12-01), Hori et al.
patent: 5364806 (1994-11-01), Ma et al.
Wolf, "Silicon Processing for the VLSI Era, vol. 2: Process Integration", pp. 327-331, 1986.
John P. Uyemura "Circuit Design for OMOS VLSI," pp. 66-69, 1992.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacture of high coupling ratio flash memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacture of high coupling ratio flash memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacture of high coupling ratio flash memory cell will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-234772

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.