Programmable timing circuit for integrated circuit device with t

Details Programmable timing circuit for integrated circuit device with t Programmable timing circuit for integrated circuit device with t

1992-03-02

1993-07-27

Westin, Edward P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

371 221, 371 222, 324158R, H03K 1900, H04B 1700

Patent

active

052313140

ABSTRACT:
A programmable and controllable timing circuit (CTC) is formed on an integrated circuit chip (IC) having a test access port (TAP) with TAP access pins including a TAP data input (TDI) pin, a TAP data output (TDO) pin, a TAP mode select (TMS) pin, and a TAP clock (TCK) pin. The test access port includes a plurality of TAP data registers (TDRs) coupled to receive data signals at the TDI pin and to shift data signals to the TDO pin. A TAP instruction register (TIR) is coupled to receive instruction codes at the TDI pin and to direct use of selected TDRs. A TAP controller is coupled to receive control signals at the TMS pin and clock signals at the TCK pin and provide control and clock signals for controlling operation of the TIR and TDRs. The TAP is provided with a controllable timing circuit design specific TAP data register (CTC/DS/TDR) constructed for receiving a coded CTC digital timing code at the TDI pin. A variable timing generator circuit on the IC is responsive to a CTC digital timing code for generating a selected time interval between a start trigger signal (STS) and a clock strobe signal (STB) according to the specified CTC digital timing code. The CTC/DS/TDR is coupled to the variable timing generator circuit for specifying a selected time interval. In the preferred example the variable timing generator circuit is provided by a ramp generator (RAMP) initiating a voltage ramp signal (V.sub.RAMP) in response to an STS, a digital to analog converter (DAC) coupled to the CTC/DS/TDR for delivering an analog CTC voltage level signal (V.sub.CTC), and a comparator (COMP) coupled to receive and compare the voltage ramp signal (V.sub.RAMP) and CTC voltage signal (V.sub.CTC) and to deliver the clock strobe signal (STB)

REFERENCES:
patent: 4876519 (1989-01-01), Davis
patent: 5013944 (1991-05-01), Fischer et al.
patent: 5029166 (1991-07-01), Jarwala et al.
patent: 5109190 (1992-04-01), Sakashita et al.
patent: 5132635 (1992-07-01), Kennedy
patent: 5132685 (1992-07-01), DeWitt et al.
patent: 5150044 (1992-09-01), Hashizume et al.
patent: 5155732 (1992-10-01), Jarwala et al.
IEEE Standard Test Access Port and Boundary Scan Architecture, Test Technology Technical Committee of the IEEE Computer Society (May 21, 1990).
The Test Access Port and Boundary Scan Architecture, IEEE Computer Society Press (IEEE 1990), Colin M. Maunder & Rodham E. Tulloss.
"IEEE Standard Boundary Scan 1149.1" John Andrews.
"A Step by Step Guide to Programmable Delays", Electronic Design, pp. 97-104 Jun. 13, 1991, Feldman & Rosky.
"A Variable Delay Line PLL For CPU-Coprocessor Synchronization", IEEE Journal of Solid State Circuits, vol. 23, No. 5, pp. 1218-1223 Oct., 1988.
"A 33 Mb/5 Data Synchronizing Phase Locked Loop Circuit", Llewellyn, Wong, et al., 1988 IEEE International Solid States Circuits Conference, Digest of Technical Papers, Feb. 17, 1988 (WAM1.1).

Affiliated with

Also associated with

Rating

Programmable timing circuit for integrated circuit device with t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable timing circuit for integrated circuit device with t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable timing circuit for integrated circuit device with t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2344173