Automatic layout apparatus and method used in analog LSI layout

Details Automatic layout apparatus and method used in analog LSI layout Automatic layout apparatus and method used in analog LSI layout

1997-10-17

2000-04-18

Teska, Kevin J.

39550009, G06F 1750

Patent

active

060525169

ABSTRACT:
An automatic layout apparatus for laying out elements includes a connection information storage area, an extracted-element storage area, a layout condition file, an element layout section, a layout candidate element extraction section, a layout candidate element selection section, and a selected-element determination section. An element is laid out by the element layout section. A layout candidate element is extracted by the layout candidate element extraction section on the basis of the result of the element layout section and information of the connection information storage area. Information about the extracted layout candidate element is stored in the extracted-element storage area. The layout candidate element is selected by the layout candidate element selection section on the basis of the result of the layout candidate element extraction section or the information stored in the extracted-element storage area and information stored in the layout condition file. The selection result is determined by the selected-element determination section. When a layout candidate element must be selected again on the basis of a determination result, a layout candidate element is selected by the layout candidate selection section. A layout method for the apparatus is also disclosed.

REFERENCES:
patent: 5448493 (1995-09-01), Weir et al.
patent: 5764525 (1998-06-01), Mahmood et al.
patent: 5787268 (1998-07-01), Sugiyama et al.
patent: 5790414 (1998-08-01), Okano et al.
patent: 5859776 (1999-01-01), Sato et al.
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 5905669 (1999-05-01), Horita
Berman and Trevillyan "Global Flow Optimization in automatic Logic Design," IEEE Transactions on Computer-Aided Design, vol. 10, No. 5, p. 557-564, May 1991.
Onoye et al. "An Automatic Layout Generator for Bipolar Analog Modules," Proceedings of the 1992 IEEE International Symposium on Circuits and Systems, p. 2264-2267, vol. 5, May 1992.
Yukimatsu et al. "A Fuzzy Expert System for Hierarchical Placement of Parts on Printed Circuit Board," IEEE p. 342-345, 1995.

Affiliated with

Also associated with

Rating

Automatic layout apparatus and method used in analog LSI layout does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic layout apparatus and method used in analog LSI layout , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic layout apparatus and method used in analog LSI layout will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2343412