Patent
1996-02-08
1998-01-06
Bayerl, Raymond J.
395509, 395521, G06F 1206
Patent
active
057064806
ABSTRACT:
A memory device for processing a block of digital video signal data comprises a random block access (RBA) controller for generating a system control signal to thereby vary a size of the block, an address generator for receiving external address signals according to the system control signal generated by the RBA controller to thereby generate internal addresses corresponding to the size of the block, a memory cell array to which digital video signal data is written or from which digital video signal data is read according to the internal addresses generated by the address generator, a transmission controller for controlling the transmission of digital video signal data stored in the memory cell array corresponding to the internal addresses generated by the address generator, an input/output unit for receiving or sending digital video signal data outside the memory device under the control of the RBA controller and the transmission controller.
REFERENCES:
patent: 4768157 (1988-08-01), Chauvel et al.
patent: 4912658 (1990-03-01), Sfarti et al.
patent: 4920504 (1990-04-01), Sawada et al.
patent: 5276710 (1994-01-01), Iwasaki
patent: 5430684 (1995-07-01), Kim et al.
patent: 5546459 (1996-08-01), Sih et al.
Bayerl Raymond J.
LG Semicon Co. Ltd.
Nguyen Cao H.
LandOfFree
Memory device and method for processing digital video signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device and method for processing digital video signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method for processing digital video signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2337796