Boots – shoes – and leggings
Patent
1975-11-24
1977-11-08
Chapnick, Melvin B.
Boots, shoes, and leggings
G06F 912, G06F 920
Patent
active
040578500
ABSTRACT:
A data register storing an instruction code field, modification bits, a control bit field, condition branching fields and the next address in corresponding areas thereof is coupled to a control memory via a plurality of AND gates. A branch determination circuit for determining an instruction for selecting in accordance with a machine state, a single micro-instruction of four which are read out from the control memory, is connected to each AND gate for controlling them. The branch determination circuit is connected to the data register's condition branching field areas. A save-restore address register storing the address and branch address bits in corresponding areas thereof is coupled to the data register's next address area, the branch determination circuit, the control memory, from a first branch address bit area thereof to each AND gate for controlling them and is connected to a first bit modification control circuit. The second branch address bit area thereof is coupled to each AND gate for controlling them and is connected to a second bit modification control circuit. A save memory for storing the return address is coupled to the save-restore address register's address area and to the first and second bit modification control circuits. The save memory is coupled to the save-restore address register's address area whereby any of a plurality of return addresses is designated by selection of the modification bit in the branch and link instruction and access is provided simultaneously for four word address positions of the control memory by the next address, four micro-instructions are read out from the control memory by the next address and only one of the four micro-instructions is selected by the condition branching fields via the AND gates and set in the data register.
REFERENCES:
patent: 3153225 (1964-10-01), Merner et al.
patent: 3292155 (1966-12-01), Neilson
patent: 3348211 (1967-10-01), Ghiron
patent: 3475732 (1969-10-01), Avsan et al.
patent: 3480917 (1969-11-01), Day
patent: 3513446 (1970-05-01), Cotton et al.
patent: 3571804 (1971-03-01), Hemdal et al.
patent: 3599176 (1971-08-01), Cordero, Jr. et al.
patent: 3713108 (1973-01-01), Edstrom et al.
Kaneda Saburo
Tokura Koichi
Chapnick Melvin B.
Fujitsu Limited
Tick Daniel Jay
LandOfFree
Processing link control device for a data processing system proc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing link control device for a data processing system proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing link control device for a data processing system proc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-232230