Boots – shoes – and leggings
Patent
1994-07-13
1996-04-23
An, Meng-Al
Boots, shoes, and leggings
395309, 3649483, 36494832, 364DIG2, 364229, 3642292, 36423221, G06F 1300
Patent
active
055112196
ABSTRACT:
An integrated data processing system includes a shared internal bus for transferring both instructions and data. A shared bus interface unit is connected to the shared internal bus and connectable via a shared external bus to a shared external memory array such that instructions and data held in the shared external memory array are transferrable to the shared internal bus via the shared bus interface unit. A general purpose (GP) central processing unit (CPU) is connected to the shared internal bus for retrieving GP instructions. The GP CPU includes an execution unit for executing GP instructions to process data retrieved by the GP CPU from the shared internal bus. A digital signal processor (DSP) module connected to the shared internal bus, the DSP module includes a signal processor for processing an externally-provided digital signal received by the DSP module by executing DSP command-list instructions. Execution of DSP command-list code instructions by the DSP module is independent of and in parallel with execution of GP instructions by the GP CPU. The system includes vector address pointer registers together with implementing and wrap-around logic.
REFERENCES:
patent: 3753242 (1973-08-01), Townsend
patent: 4594651 (1986-06-01), Jaswa et al.
patent: 4641238 (1987-02-01), Kneib
patent: 4799144 (1989-01-01), Parruck et al.
patent: 4860191 (1989-08-01), Nomura et al.
patent: 4991169 (1991-02-01), Davis et al.
patent: 5029204 (1991-07-01), Shenoi et al.
patent: 5036539 (1991-07-01), Wrench, Jr. et al.
patent: 5111530 (1992-05-01), Kutaragi et al.
patent: 5200981 (1993-04-01), Carmon
patent: 5208832 (1993-05-01), Greiss
patent: 5245632 (1993-09-01), Greiss et al.
patent: 5293586 (1994-03-01), Yamazaki et al.
Ruby B. Lee, "HP Precision: A Spectrum Architecture"; IEEE 1989, pp. 242-251.
David A. Fotland; "Hardware Design of the First HP Precision Architecture Computer", Hewlett-Packard Journal, Mar. 1987, pp. 4-17.
Iocabovici, Sorin, "Appelined interface for high floating-point performance with precise exceptions", IEEE Jun. 1988, pp. 77-87.
Intrater et al., "Application Specific Microprocessor"; IEEE 1990, pp. 351-354.
Shacham et al., "Architecture Considerations for SF-Core Based Microprocessor", IEEE 1991, pp. 21-23.
National Semiconductor, "High Performance Tax Processor", NSFX 16/15/NS, 32 FX 16; pp. 1-84, 1990.
Hanoch, et al., "Functional Design Verification of the NS32FX16", The 17th Convention of Electrical & Electronics Engineers in israel Proceedings, 1991, Hamaccabiah and Gan, pp. 297-300.
Intrater et al., "A Superscalar Microprocessor", 17th Convention of Electrical & Electronics Engineers in Israel, Mar. 5, 1991, pp. 267-270.
"Microprocessing and Microprogramming", The Euromicro Journal, vol. 23 (1988), Amsterdam, Netherlands, pp. 221-225.
Neufeld, et al., "A Microprocessor Platform for a Generic Protection System", Proceedings of the 33rd Midwest Symposium on Circuits and Systems, Aug. 12-15, 1990, Calgary, Alberta, Canada, pp. 377-380.
Falik, et al., "NSC's Digital Answering Machines Solution", 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors, Oct. 11, 1992, Cambridge, MA, pp. 132-137.
Greenfeld Zvi
Shimony Ilan
An Meng-Al
National Semiconductor Corporation
LandOfFree
Mechanism for implementing vector address pointer registers in s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for implementing vector address pointer registers in s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for implementing vector address pointer registers in s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2316754