Phase locked loop tuning system with a preset channel memory

Details Phase locked loop tuning system with a preset channel memory Phase locked loop tuning system with a preset channel memory

1977-04-26

1978-06-27

Safourek, Benedict V.

325455, 325464, 325468, H04B 116

Patent

active

040978109

ABSTRACT:
A divide-by-N programmable counter arrangement of a phase locked loop tuning system is programmed by selectively coupling one of a group of preset tuning potentiometers corresponding to respective tuning positions to a monostable multivibrator. The monostable multivibrator determines the duration of a counting interval and thereby controls the frequency of a local oscillator signal generated by the phase locked loop tuning system. The count accumulated during the counting interval is stored and displayed during another interval to indicate the selected tuning position.

REFERENCES:
patent: 3514713 (1970-05-01), Leyde
patent: 3681706 (1972-08-01), Harzer
patent: 4024476 (1977-05-01), Briggs

Affiliated with

Also associated with

Rating

Phase locked loop tuning system with a preset channel memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase locked loop tuning system with a preset channel memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop tuning system with a preset channel memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2307330