Boots – shoes – and leggings
Patent
1976-05-21
1977-08-02
Chapnick, Melvin B.
Boots, shoes, and leggings
340173R, G06F 1300, G11C 700
Patent
active
040400298
ABSTRACT:
Memory module construction including separate internal block decoders and system for utilization. Some of the memory modules in a multi-module memory system include a block address decoder providing an external signal when the corresponding module is addressed. A gate, responsive to the external signals, enables the memory modules which do not include a block address decoder. If more than one memory module do not include a block address decoder, then certain address lines or special control lines, in conjunction with the gate, select which memory module is to be enabled.
REFERENCES:
patent: B506839 (1976-03-01), Penzel
patent: 3613055 (1971-10-01), Varadi et al.
patent: 3659275 (1972-04-01), Marshall
patent: 3665426 (1972-05-01), Gross et al.
patent: 3740723 (1973-06-01), Beausoleil et al.
patent: 3753242 (1973-08-01), Townsend
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3855580 (1974-12-01), Lighthall et al.
patent: 3936812 (1976-02-01), Cox et al.
patent: 3976976 (1976-08-01), Khosharian
patent: 3983544 (1976-09-01), Dennison et al.
W. J. Patzer, "Flexible Read-Only Read/Write Memory Partiton" in IBM Technical Disclosure Bulletin; vol. 15, No. 8, Jan. 1973; pp. 2397-2398.
M. E. Houdek, "Read-Only Patch Card" in IBM Technical Disclosure Bulletin; vol. 17, No. 6, Nov. 1974; pp. 1742-1743.
Chapnick Melvin B.
Christoffersen H.
Cohen S.
RCA Corporation
Wright Carl M.
LandOfFree
Memory system with reduced block decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system with reduced block decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system with reduced block decoding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2303307