Static information storage and retrieval – Format or disposition of elements
Patent
1990-12-14
1993-08-31
Popek, Joseph A.
Static information storage and retrieval
Format or disposition of elements
365 63, 365154, G11C 502, H01L 2710
Patent
active
052414957
ABSTRACT:
In a stacked CMOS SRAM of this invention, a power source line connected to a load transistor of a flip-flop constituting a memory cell extends above a boundary line between memory cells, and a power source line shunt is formed by the same conductive layer as that of a ground line or a gate electrode of the load transistor.
REFERENCES:
patent: 4541006 (1985-09-01), Ariizumi et al.
patent: 4853894 (1989-08-01), Yamanaka et al.
IEEE Journal of Solid-State Circuits, vol. SC-13, No. 5, Oct. 1978 entitled "DSA 4K Static RAM", by Y. Torimaru et al., pp. 647-650.
IEEE Journal of Solid-State Circuits, Oct. 24, 1989, No. 5, entitled "A 9-ns 1-Mbit CMOS Sram", by K. Sasaki et al., pp. 1219-1225.
Popek Joseph A.
Sony Corporation
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2302792