Single-chip microcomputer with internal time-multiplexed address

Details Single-chip microcomputer with internal time-multiplexed address Single-chip microcomputer with internal time-multiplexed address

1985-10-03

1986-12-02

Williams, Archie E.

Boots, shoes, and leggings

G06F 1324, G06F 1340

Patent

active

046269851

ABSTRACT:
A microcomputer architecture permits communication between a CPU and same-chip ports and input/output circuits to be carried only over a multiplexed address/data/interrupt bus, thereby permitting modified I/O hardware or other circuits to be included in the microcomputer without disturbing the CPU layout.

REFERENCES:
patent: 4106091 (1978-08-01), Hepworth et al.
patent: 4112490 (1978-09-01), Pohlman et al.
patent: 4138718 (1979-02-01), Toke et al.
patent: 4287563 (1981-09-01), Huston, Jr.
patent: 4349870 (1982-09-01), Shaw et al.
patent: 4361876 (1982-11-01), Groves
patent: 4371925 (1983-02-01), Carberry et al.
patent: 4439839 (1984-03-01), Kneib et al.
patent: 4459660 (1984-07-01), Bellay et al.
patent: 4479195 (1984-10-01), Herr et al.
patent: 4482953 (1984-11-01), Burke
patent: 4503498 (1985-03-01), Antonov et al.
patent: 4523277 (1985-06-01), Schnathorst
patent: 4527266 (1985-07-01), Bogan et al.
Motorola Inc., Motorola Single-Chip Microcomputer Data (DL 132 R1), Series C, 2nd printing-1984 (prev. Ed., 1981), (Description of MC 6801/MC 6803), pp. 3-52 to 3-77.

Affiliated with

Also associated with

Rating

Single-chip microcomputer with internal time-multiplexed address does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single-chip microcomputer with internal time-multiplexed address, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-chip microcomputer with internal time-multiplexed address will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2296982