Patent
1997-04-07
1999-07-13
Palys, Joseph E.
39518508, G06F 1100
Patent
active
059238380
ABSTRACT:
A microcomputer with a flash memory that solves a problem of software overload due to polling during writing or erasing of a flash memory, an interrupt caused by the completion of writing or erasing, or an interrupt caused by a monitor timer. This solution is achieved by suspending the supply of a clock signal from a clock generating circuit to a CPU, and restarting the supply of the clock signal after completion of writing or erasing. This clock signal suspension, in turn, is achieved by providing a NAND gate and an AND gate. The NAND gate NANDs a CPU rewrite mode designating signal and a write/erasure busy signal, both of which are output from a flash control circuit and are kept "1" during writing or erasing of the flash memory, thereby outputting a signal "0" during the writing or erasing. This state fixes the output of the AND gate to "0", which suspends the supply of the clock signal from the clock generator to the CPU.
REFERENCES:
patent: 4079454 (1978-03-01), Sorenson et al.
patent: 4227798 (1980-10-01), Steiner
patent: 4382279 (1983-05-01), Ugon
patent: 4752871 (1988-06-01), Sparks et al.
patent: 4807114 (1989-02-01), Itoh
patent: 5619452 (1997-04-01), Miyauchi
patent: 5719880 (1998-02-01), Leung
patent: 5794054 (1998-08-01), Le et al.
Mitsubishi Denki & Kabushiki Kaisha
Palys Joseph E.
LandOfFree
Microcomputer with built-in flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcomputer with built-in flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer with built-in flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2285209