System for automatic generating instruction string to verify pip

Details System for automatic generating instruction string to verify pip System for automatic generating instruction string to verify pip

1996-08-16

1997-09-30

An, Meng-Ai T.

39518306, 395800, 39518301, G06F 11263

Patent

active

056734255

ABSTRACT:
Specification information is input about a pipeline process of a plurality of instructions to be executed by a pipeline processor. Each pipeline stage of the instructions can have a different configuration, and the processor can have a plurality of similar pipeline stages. The pipeline has a plurality of pipeline stages each having a different clock number. When the specification information is entered, listed are a plurality of states in which hazards are caused among a plurality of instructions executed by the processor. An instruction string is generated corresponding to each of the listed states. Thus, the operation of the pipeline control mechanism can be verified with high reliability for various processors such as a processor which supports an instruction having different pipeline stage configurations, a processor provided with a plurality of similar pipeline stages, etc.

REFERENCES:
patent: 4253183 (1981-02-01), Taylor et al.
patent: 4769817 (1988-09-01), Krohn et al.
patent: 4862399 (1989-08-01), Freeman
patent: 4982402 (1991-01-01), Beaveu et al.
patent: 4984239 (1991-01-01), Suzuki et al.
patent: 5109381 (1992-04-01), Duxbury et al.
patent: 5111458 (1992-05-01), Hara
patent: 5390323 (1995-02-01), Newell et al.
patent: 5410686 (1995-04-01), Kish
patent: 5475695 (1995-12-01), Caywood et al.
"Test Plan Generation and Concurrent Scheduling of Test in the Presence of Conflicts"; T. C. Wilson et al; IEEE 1991.
"Issues in Fault Modelling and Testing of Micropipelines"; Sandeep Pagey et al; IEEE 1992.
"Behavioral Design and Test Assistance for Pipelined Processors"; Hiroaki Iwashita et al IEEE, Jan/92, pp. 8-13.
"Functional Test Generation for Pipelined Computer Implementations"; David C. Lee et al, IEEE Jan. 1991, pp. 60-67.
"Systematic Validation of Pipeline Interlock for Superscalar Microarchitectures"; Trung A. Diep et al; IEEE Jan. 1995, pp. 100-109.
"Automatic Program Generator for Simulation-Based Processor Verification"; Hiroaki Iwashita et al. IEEE Jan. 1994, pp. 298-303.

Affiliated with

Also associated with

Rating

System for automatic generating instruction string to verify pip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for automatic generating instruction string to verify pip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for automatic generating instruction string to verify pip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2264010