Method and apparatus for generating and synchronizing a pluralit

Pulse or digital communications – Synchronizers – Network synchronizing more than two stations

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375371, H04L 700

Patent

active

056732953

ABSTRACT:
A hardware interface generates and synchronizes precisely timed digital signals. The hardware interface receives data bits and associated timing information for application to a Hardware Modeling Element (HME). Preferably there are at least two modules, each including a clock generating circuit which has an input for receiving a master clock signal, a divider circuit for generating therefrom a plurality of evenly timed internal clock signals, wherein a first one of the internal clock signals rises at the same time as the master clock signal, and a phase adjusting circuit for receiving a feedback control signal for adjusting a phase delay in accordance with a sensed throughput delay. Each module also includes a timing multiplexer which receives the internal clock signals and each having a plurality of data channels, each having approximately the same throughput delay. Each data channel also has an input for receiving a data bit, a controller for receiving the timing information which allows selection of the one internal clock signal which most closely matches the timing information, and an output port coupled to the HME. The timing multiplexer also has a dummy channel from which the sensed delay is determined. The sensed delay approximates the throughput delay. The dummy channel receives the first one of the internal clock signals and provides the feedback control signal. Finally, the hardware interface apparatus includes a timing adjustment control circuit for selectively delaying the output signal in one timing multiplexer to compensate for a slower throughput delay in another multiplexer.

REFERENCES:
patent: 3720131 (1973-03-01), Frohock, Jr. et al.
patent: 3764995 (1973-10-01), Helf, Jr. et al.
patent: 3832535 (1974-08-01), De Vito
patent: 3854125 (1974-12-01), Ehling et al.
patent: 3922537 (1975-11-01), Jackson
patent: 3976940 (1976-08-01), Chau et al.
patent: 4055801 (1977-10-01), Pike et al.
patent: 4092589 (1978-05-01), Chau et al.
patent: 4102491 (1978-07-01), DeVito et al.
patent: 4168796 (1979-09-01), Fulks et al.
patent: 4216533 (1980-08-01), Ichimiya et al.
patent: 4236246 (1980-11-01), Skilling
patent: 4450560 (1984-05-01), Conner
patent: 4456880 (1984-06-01), Warner et al.
patent: 4488354 (1984-12-01), Chan et al.
patent: 4517661 (1985-05-01), Graf et al.
patent: 4527249 (1985-07-01), Van Brunt
patent: 4544882 (1985-10-01), Flora
patent: 4587625 (1986-05-01), Marino, Jr. et al.
patent: 4590581 (1986-05-01), Widdoes, Jr.
patent: 4594544 (1986-06-01), Necoechea
patent: 4628471 (1986-12-01), Schuler et al.
patent: 4635218 (1987-01-01), Widdoes, Jr.
patent: 4635259 (1987-01-01), Schinabeck et al.
patent: 4639664 (1987-01-01), Chiu et al.
patent: 4644487 (1987-02-01), Smith
patent: 4646299 (1987-02-01), Schinabeck et al.
patent: 4656632 (1987-04-01), Jackson
patent: 4675673 (1987-06-01), Oliver
patent: 4686627 (1987-08-01), Donovan et al.
patent: 4695968 (1987-09-01), Sullivan, II et al.
patent: 4714875 (1987-12-01), Bailey et al.
patent: 4724378 (1988-02-01), Murray et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4764925 (1988-08-01), Grimes et al.
patent: 4771428 (1988-09-01), Acuff et al.
patent: 4782440 (1988-11-01), Nomizu et al.
patent: 4787061 (1988-11-01), Nei et al.
patent: 4806852 (1989-02-01), Swan et al.
patent: 4816750 (1989-03-01), Van der Kloot et al.
patent: 4931723 (1990-06-01), Jeffrey et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5114353 (1992-05-01), Sample
patent: 5259005 (1993-11-01), LaRosa et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5352123 (1994-10-01), Sample et al.
patent: 5353243 (1994-10-01), Read et al.
patent: 5369593 (1994-11-01), Papamarcos et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5459752 (1995-10-01), Chen
patent: 5528636 (1996-06-01), Sevenhans et al.
patent: 5551013 (1996-08-01), Beausoleil et al.
Widdoes, L.C., Jr. and Harding, W., "CAE Station Uses Real Chips to Simulate VLSI-Based Systems," Electronic Design, Mar. 22, 1984, pp. 167-176.
Stoll, P., "PMX: A Hardware Solution to the VLSI Model Availability Problem," IEEE Proceedings of the International Conference on Computer Design, Oct., 1985.
Johnson, "Considerations in Selecting a Physical Modeling Systems," ADEE Technical Session Proceedings, Sep., 1986, pp. 225-231.
Johnson, "Software vs. Hardware Models for Simulation," Design Automation Guide, 1988.
Bisset, S., "LSI Tester Gets Microprocessors to Generate Their Own Test Patterns," Electronics, May 25, 1978, pp. 141-145.
Albrow, R., "2-head Auto-test System Takes on Complex VLSI," Electronic Design, Mar. 5, 1981, pp. 79-84.
Giles, D., and Bowden, K., "Maintaining Simulation Accuracy Through Physical Device Models," IEEE Proceedings of the International Test Conference, 1985.
Parker, Integrating Design and Test: Using CAE Tools for ATE Programming, Computer Society Press of the IEEE, 1987, ISBN No. 0-8186-8788-5.
Widdoes, L.C., Jr. and Stump, H., "Hardware Modeling," VLSI Systems Design, Jul., 1988.
Gillette, G., "Tester on VLSI With 264-K Vectors Behind Its Pins," Electronics, Nov. 3, 1981, pp. 122-127.
"Testing a TV Character Generator with the Sentry II Sequence Processor," Fairchild Systems Technology, Fairchild Technical Bulletin 4, Nov. 1974, pp. 1-12.
Huston, R., "Description of the Intel 8085 Microprocessor Test Programs for the Sentry IIII with Sequence Processor Module," Fairchild Systems Technology, Nov., 1977, pp. 1-12.
U.S. patent application Ser. No. 518,134 filed Oct. 25, 1974.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for generating and synchronizing a pluralit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating and synchronizing a pluralit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating and synchronizing a pluralit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2262606

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.