Logic synthesis method and logic synthesis apparatus

Details Logic synthesis method and logic synthesis apparatus Logic synthesis method and logic synthesis apparatus

1996-06-20

1997-09-30

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364489, G06F 1560

Patent

active

056732007

ABSTRACT:
In synthesizing a gate level logic circuit using a computer based on behavioral description of LSI, a logic circuit is first synthesized based on the behavioral description and, then, its power consumption is obtained from the total number of operations. Thereafter, a specific signal propagation path having a larger power consumption is found out from a plurality of signal propagation paths in the logic circuit. A partial logic circuit consisting of logic elements positioned on the specific signal propagation path is optimized in the number of level, thereby creating an optimized partial circuit. Thereafter, obtained is a power consumption of a logic circuit consisting of the optimized partial circuit and the remaining circuit other than the circuit portion optimized. When thus obtained power consumption is small, the partial circuit being not optimized is replaced by the above optimized partial circuit. Accordingly, it becomes possible to reduce overall power consumption while adequately maintaining an area and speed performance of the logic circuit.

REFERENCES:
patent: 4591993 (1986-05-01), Griffin et al.
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4694403 (1987-09-01), Nomura
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4916627 (1990-04-01), Hathaway
patent: 5003487 (1991-03-01), Drumm et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5237513 (1993-08-01), Kaplan
patent: 5287289 (1994-02-01), Kageyama et al.
patent: 5299137 (1994-03-01), Kingsley
patent: 5345393 (1994-09-01), Ueda
patent: 5392221 (1995-02-01), Donath et al.
Wolff et al., "Power/Timing: Optimization and Layout Techniques for LSI Chips," 1978, Design Automation & Fault Tolerant Computing, pp. 145-164.

Affiliated with

Also associated with

Rating

Logic synthesis method and logic synthesis apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic synthesis method and logic synthesis apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic synthesis method and logic synthesis apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2261584